Download Print this page

Samsung Sens NT-R410 Series Service Manual page 47

Advertisement

4
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
P3.3V
B529
MMZ1608S121AT
C696
C666
10000nF
100nF
6.3V
P3.3V
C734
C735
C635
C695
C636
100nF
100nF
100nF
100nF
100nF
C
CLK3_PWRGD#
CHP3_CPUSTP#
CLK3_SMBCLK
CLK3_SMBDATA
MINIPCIE3_CLKREQ1#
B
LAN3_CLKREQ#
FSA
FSB
FSC
HOST CLK
CPU
BSEL0
BSEL1
BSEL2
0
0
0
266 MHz
0
0
1
333 MHz
0
1
0
200 MHz
0
1
1
400 MHz
1
0
0
133 MHz
1
0
1
100 MHz
1
1
0
166 MHz
1
1
1
RSVD
A
4
COM-22C-015(1996.6.5) REV. 3
3
C667
C668
C639
C664
C697
C698
100nF
100nF
100nF
100nF
100nF
100nF
56
44 VDD_SRC1
P3.3V
28
23
B523
14
MMZ1608S121AT
39 VDD_ATIG
C662
C640
1nF
100nF
55
45
29
22 GND_SRC3
R605
1M
15
NO_STUFF
38
Y503
64
TP652
14.31818MHz
2801-004667
TP650
C638
C637
0.022nF
0.022nF
P3.3V
TP653
R597
60 RESET_IN*
4.7K
TP654
R649
0
39-C4 40-B4
59
20-A3
10 SMBDAT
17-C4
17-B4 18-B4
18-C4
21-A4
21-A4
21-C4
21-C4
TP710
R646
48
475
1%
TP711
R656
0
11
TP682
30-C3
R684
0
32
33
28-C4
NO_STUFF
NO_STUFF
3
CLOCK GENERATOR
U510
ICS951461
TP658
50
VDDCPU
VDDA
49
GNDA
VDD_SRC2
58
R601
VDD_SRC3
CPUT0
57
R642
VDD_SRC4
CPUC0
4
54
R643
VDD_48
CPUT1
CPUC1 53
R640
1
52
VDD_REF
CPUT2
CPUC2 51
47
R644
GND_CPU
SRCCLKT0
46
R645
GND_SRC1
SRCCLKC0
43
R639
GND_SRC2
ATIGCLKT0
ATIGCLKC0 42
R641
41
GND_SRC4
ATIGCLKT1
7 GND_48
ATIGCLKC1 40
37
GND_ATIG
ATIGCLKT2
36
GND_REF
ATIGCLKC2
35
ATIGCLKT3
34
ATIGCLKC3
2
30
R685
X1
SRCCLKT1
31
R683
SRCCLKC1
3
26
R647
X2
SRCCLKT2
27
R648
SRCCLKC2
24
R651
SRCCLKT3
SRCCLKC3 25
R652
20
R650
SRCCLKT4
21
R653
SRCCLKC4
8
18
VTTPWRGD*_PD
SRCCLKT5
19
CPU_STOP*
SRCCLKC5
16
SRCCLKT6
17
SRCCLKC6
12
SRCCLKT7
9
13
SMBCLK
SRCCLKC7
6
R606
IREF
48MHZ_1
5
48MHZ_0
R604
CLKREQA*
63
R603
CLKREQB*
FSLA_REF0
62
R598
CLKREQC*
FSLB_REF1
61
R602
FSLC_REF2
R600
R749
1K
1%
R752
100
1%
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
2
P3.3V
B526
MMZ1608S121AT
C663
C665
10000nF
100nF
6.3V
Route all CLK signal as different pair rule
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
33
1%
2.2K
33
1%
2.2K
33
1%
2.2K
P1.05V
R750
R751
1K
1K
1%
1%
R753
R754
100
100
1%
1%
Place all serial termination resistors close to ICS951461 as possible
DRAW
DATE
TITLE
ZHOU JUN
1/23/2008
CHECK
DEV. STEP
GUO LEI
PV
APPROVAL
REV
KEVIN LEE
1.0
MODULE CODE
LAST EDIT
2
1
D
10-D4
CLK0_HCLK0
10-D4
CLK0_HCLK0#
15-B4
CLK0_HCLK1
15-B4
CLK0_HCLK1#
CLK1_PCIEICH
13-B3
C
CLK1_PCIEICH#
13-B3
CLK1_PCIENB
13-B3
CLK1_PCIENB#
13-B3
CLK1_PCIERCLK
20-D3
CLK1_PCIERCLK#
20-D3
CLK1_MINIPCIE1
30-C3
CLK1_MINIPCIE1#
30-C3
CLK1_PCIELOM
28-D4
CLK1_PCIELOM#
28-D4
CLK1_EXPCARD
32-B4
CLK1_EXPCARD#
32-C4
CLK3_USB48
21-D2
CPU1_BSEL0
B
10-C4
CLK3_ICH14
21-C4
CPU1_BSEL1
10-C4
CLK3_NB14M
15-B4
CPU1_BSEL2
10-C4
C669
0.033nF
NO_STUFF
A
SAMSUNG
XI'AN
ELECTRONICS
MAIN
PART NO.
CLOCK GENERATOR
BA41-00859/60/61A
8
48
November 26, 2007 11:01:51 AM
PAGE
OF
1
D:/users/mentor/XiAn/ATI/PV2/XIAN_PV2_0123

Advertisement

loading