VIA Technologies EPIA-M920 User Manual

Highly-integrated low-power platform with rich feature set and multimedia capabilities
Hide thumbs Also See for EPIA-M920:
Table of Contents

Advertisement

Quick Links

USER MANUAL
VIA EPIA-M920
Highly-integrated low-power
platform with rich feature set
and multimedia capabilities
2.10-07012020-153900

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EPIA-M920 and is the answer not in the manual?

Questions and answers

Summary of Contents for VIA Technologies EPIA-M920

  • Page 1 USER MANUAL VIA EPIA-M920 Highly-integrated low-power platform with rich feature set and multimedia capabilities 2.10-07012020-153900...
  • Page 2 VIA Technologies, Inc. reserves the right the make changes to the products described in this manual at any time without prior notice. Regulatory Compliance FCC-A Radio Frequency Interference Statement This equipment has been tested and found to comply with the limits for a class A digital device, pursuant to part 15 of the FCC rules.
  • Page 3 Battery Recycling and Disposal  Only use the appropriate battery specified for this product.  Do not re-use, recharge, or reheat an old battery.  Do not attempt to force open the battery.  Do not discard used batteries with regular trash. ...
  • Page 4 VIA EPIA-M920 User Manual Box Contents EPIA-M920-20Q SKU  1 x VIA EPIA-M920 board (with 2.0GHz VIA QuadCore E-Series)- with Fan  1 x SATA cable  1 x I/O bracket EPIA-M920-16QE SKU ®  1 x VIA EPIA-M920 board (with 1.6GHz VIA Eden X4) - Fanless ...
  • Page 5: Table Of Contents

    VIA EPIA-M920 User Manual Table of Contents 1. Product Overview ........................1 1.1. Key Features and Benefits ..........................1 1.1.1. VIA QuadCore E-Series/VIA Eden ® X4 ....................1 1.1.2. VIA VX11H MSP ............................1 1.1.3. Modular Expansion Options ........................1 1.2.
  • Page 6 VIA EPIA-M920 User Manual 5.1.1. Suggested Minimum Chassis Dimensions ...................42 5.1.2. Suggested Minimum Chassis Height ....................43 5.1.3. Suggested Keepout Areas ........................44 6. BIOS Setup Utility........................45 6.1. Entering the BIOS Setup Utility ........................45 6.2. Control Keys ..............................45 6.3.
  • Page 7 A.1. Installing the VIA EMIO-1533 USB Wi-Fi Module ..................71 A.2. Installing the VIA EMIO-5531 USB Wi-Fi & Bluetooth Module .............. 73 Appendix B. Power Consumption Report ..................75 B.1. VIA EPIA-M920 Rev. B ATX Power (EPIA-M920-20Q SKU) ................75 B.1.1. IDLE Status ..............................75 B.1.2. S3 Status .................................75 B.1.3.
  • Page 8 VIA EPIA-M920 User Manual B.1.8. S5 Status .................................77 B.2. VIA EPIA-M920 Rev. B ATX Power (EPIA-M920-16QE SKU)................78 B.2.1. IDLE Status ..............................78 B.2.2. S3 Status .................................78 B.2.3. MP3 Playing (Windows Media Player 10) ....................79 B.2.4. MP4 Playing (Windows Media Player 10) ....................79 B.2.5.
  • Page 9 Figure 2: Mounting holes and dimensions of the VIA EPIA-M920 ................6 Figure 3: External I/O port dimensions of the VIA EPIA-M920 .................6 Figure 4: Height distribution of the VIA EPIA-M920 (for fan model) ..............7 Figure 5: Height distribution of the VIA EPIA-M920 (for fanless model) ...............7 Figure 6: Back panel I/O ports............................8...
  • Page 10 VIA EPIA-M920 User Manual Figure 57: Illustration of SATA Configuration screen ....................50 Figure 58: Illustration of F71869 Super IO Configuration screen ................51 Figure 59: Illustration of F71869 H/W Monitor screen ..................... 52 Figure 60: Illustration of Clock Generator Configuration screen ................53 Figure 61: Illustration of OnBoard Configuration screen ..................
  • Page 11 VIA EPIA-M920 User Manual List of Tables Table 1: Layout diagram description table of the VIA EPIA-M920 ................5 Table 2: Layout diagram description table of the back panel I/O ports..............8 Table 3: PS/2 port pinouts ..............................9 Table 4: HDMI ®...
  • Page 12: Product Overview

    Audio Codec. In addition it supports two SATA 3Gb/s storage devices. The VIA EPIA-M920 is compatible with a full range of Mini-ITX chassis as well as FlexATX and MicroATX enclosures and power supplies. The VIA EPIA-M920 is fully compatible with Microsoft ®...
  • Page 13: Product Specifications

    VIA EPIA-M920 User Manual 1.2. Product Specifications Processor o 2.0GHz VIA QuadCore E-Series processor (for EPIA-M920-20Q)-with Fan o 1.6GHz VIA Eden ® X4 processor (for EPIA-M920-16QE)-Fanless Chipset o VIA VX11H Media System Processor BIOS o AMI Aptio UEFI BIOS, 4MB Flash memory...
  • Page 14 VIA EPIA-M920 User Manual o 1 x PCIe x4 slot o 1 x PS/2 keyboard and mouse pin header o 1 x Front panel pin header o 1 x External thermal resister pin header o 1 x SPI pin header...
  • Page 15: Layout Diagram

    VIA EPIA-M920 User Manual 1.3. Layout Diagram 11 12 25 24 Figure 1: Layout diagram of the VIA EPIA-M920 (top side) Item Description PS/2 keyboard and mouse pin header (JKBMS) SMBus pin header (SMBUS1) Digital I/O pin headers (DIO1) VDD power jumper (J9)
  • Page 16: Table 1: Layout Diagram Description Table Of The Via Epia-M920

    COM3 and COM4 voltage jumper (J13) COM1 and COM2 voltage jumper (J11) External Thermal Resister pin header (J7) SPI pin header (SPI1) SPI address jumper (J6) COM2 pin header (COM2) Table 1: Layout diagram description table of the VIA EPIA-M920...
  • Page 17: Product Dimensions

    VIA EPIA-M920 User Manual 1.4. Product Dimensions 170mm 33.02mm 132.13mm 6.35mm 170mm 6.17mm 10.16mm Figure 2: Mounting holes and dimensions of the VIA EPIA-M920 Figure 3: External I/O port dimensions of the VIA EPIA-M920...
  • Page 18: Height Distribution

    VIA EPIA-M920 User Manual 1.5. Height Distribution Figure 4: Height distribution of the VIA EPIA-M920 (for fan model) Figure 5: Height distribution of the VIA EPIA-M920 (for fanless model) Note: All other heights are under 21mm.
  • Page 19: I/O Interface

    VIA EPIA-M920 User Manual 2. I/O Interface The VIA EPIA-M920 has a wide selection of interfaces, and includes a selection of frequently used ports as part of the external I/O coastline. 2.1. External I/O Ports Figure 6: Back panel I/O ports...
  • Page 20: Ps/2 Port

    2.1.1. PS/2 Port The VIA EPIA-M920 has two integrated PS/2 ports for a keyboard and mouse. Each port is using the 6-pin Mini-DIN connector. The color purple is used for a PS/2 keyboard while the color green is used for a PS/2 mouse.
  • Page 21: Com Port

    VIA EPIA-M920 User Manual 2.1.3. COM Port The integrated 9-pin COM port uses a male DE-9 connector. The COM (COM1) port supports the RS-232 standard. The pinouts of the COM port are shown below. Figure 9: COM port diagram Signal...
  • Page 22: Audio Jack

    VIA EPIA-M920 User Manual 2.1.5. Audio Jack There are three audio jack receptacles integrated into a single stack on the I/O coastline. Each receptacle can fit a 3.5mm Tip Ring Sleeve (TRS) connector to enable connections to Line-in, Line-out, and Mic-in.
  • Page 23: Usb 3.0 Port

    2.1.7. USB 3.0 Port The VIA EPIA-M920 is equipped with two USB 3.0 ports. Each USB 3.0 port has a maximum data transfer rate of up to 5Gb/s and is backwards compatible with the USB 2.0 specification. The USB 3.0 ports provides complete Plug and Play and hot swap capabilities for external devices.
  • Page 24: Onboard I/O

    2.2. Onboard I/O 2.2.1. ATX Power Connector The VIA EPIA-M920 has a 20-pin ATX power connector. The ATX power connector is labeled as “ATX_POWER1”. The pinouts of the ATX power connector are shown below. Figure 15: ATX power connector diagram...
  • Page 25: Lvds Panel Connector

    VIA EPIA-M920 User Manual 2.2.2. LVDS Panel Connector The VIA EPIA-M920 has two LVDS panel connectors: LVDS1 and LVDS2. The LVDS1 panel connector is controlled by VIA VX11H chipset while the LVDS2 panel connector is controlled by VT1636 LVDS transmitter. The pinouts of the LVDS panel connectors are shown below.
  • Page 26: Backlight Control Connector

    VIA EPIA-M920 User Manual 2.2.3. Backlight Control Connector The VIA EPIA-M920 has two backlight control connectors labeled as INVERTER1 and INVERTER2. The backlight control connectors are for inverter power and brightness control. INVERTER1 corresponds to the LVDS1 panel connector. INVERTER2 corresponds to the LVDS2 panel connector. The pinouts of the backlight control connectors are shown below.
  • Page 27: Digital I/O Pin Header

    VIA EPIA-M920 User Manual 2.2.4. Digital I/O Pin Header The VIA EPIA-M920 includes one Digital I/O pin header that supports four GPO and four GPI pins. The pinouts of the Digital I/O pin header are shown below. DIO1 Figure 18: Digital I/O pin header diagram...
  • Page 28: External Thermal Resister Pin Header

    VIA EPIA-M920 User Manual 2.2.5. External Thermal Resister Pin Header The VIA EPIA-M920 supports a pin header (3-pin) that allows the connection of a temperature sensor cable for detecting the system’s internal air temperature. The temperature reading can be seen in the BIOS Setup Utility.
  • Page 29: Front Panel Pin Header

    VIA EPIA-M920 User Manual 2.2.6. Front Panel Pin Header The Front panel pin header consists of 15 pins in a 16-pin block. Pin 15 is keyed. The front panel pin header is labeled as “F_PANEL1”. It provides access to system LEDs, power, reset, system speaker and HDD LED.
  • Page 30: Smbus Pin Header

    VIA EPIA-M920 User Manual 2.2.7. SMBus Pin Header The SMBus pin header consists of 3 pins that allow connecting the SMBus devices. The devices communicate with an SMBus host and/or other SMBus devices using the SMBus interface. It is labeled as “SMBUS”.
  • Page 31: Cpu And System Fan Connectors

    VIA EPIA-M920 User Manual 2.2.8. CPU and System Fan Connectors There are two fan connectors on board: one for the CPU and one for the chassis. The fan connector for the CPU is labeled as “CPUFAN1”, and the fan connector for the system is labeled as “SYSFAN1”. The fans provide variable fan speeds controlled by the BIOS.
  • Page 32: Sata Connector

    VIA EPIA-M920 User Manual 2.2.9. SATA Connector The two SATA connectors on board can support up to 3Gb/s transfer speeds. The SATA connectors are labeled as “SATA1” and “SATA2”. The pinouts of the SATA connectors are shown below. Figure 23: SATA connector diagram...
  • Page 33: Usb 2.0 Pin Header

    2.2.10. USB 2.0 Pin Header The VIA EPIA-M920 has two USB 2.0 pin header blocks that support up to four USB 2.0 ports. The pin header blocks are labeled as “USB_1”and “USB_2. The pinouts of the USB 2.0 pin headers are shown below.
  • Page 34: Com Pin Header

    2.2.11. COM Pin Header There are a total of three COM pin headers on the VIA EPIA-M920. Each COM pin header supports the RS-232 standard. The pin headers are labeled as “COM2”, “COM3”, and “COM4”. All of the COM pin headers can support +5V or +12V.
  • Page 35: Ps/2 Keyboard And Mouse Pin Header

    2.2.12. PS/2 Keyboard and Mouse Pin Header The VIA EPIA-M920 has a pin header for a PS/2 keyboard and mouse. The pin header is labeled as “JKBMS”. The pinouts of the PS/2 keyboard and mouse pin header are shown below.
  • Page 36: Front Audio Pin Header

    2.2.13. Front Audio Pin Header In addition to the TRS audio jacks on the external I/O coastline, the VIA EPIA-M920 has a pin header for Line-out and Mic-in. The pin header is labeled as “F_AUDIO1”. The pinouts of the front audio pin header are shown below.
  • Page 37: Spi Pin Header

    2.2.14. SPI Pin Header The VIA EPIA-M920 has one 8-pin SPI pin header. The SPI pin header is used to connect to the SPI BIOS programming fixture. The pin header is labeled as “SPI1”. The pinouts of the SPI pin header are shown below.
  • Page 38: Lpc Pin Header

    VIA EPIA-M920 User Manual 2.2.15. LPC Pin Header The VIA EPIA-M920 has one LPC pin header for connecting LPC devices. The pin header is labeled as “LPC”. The pinouts of the LPC pin header are shown below. LPC1 Figure 29: LPC pin header diagram...
  • Page 39: S/Pdif Connector

    Table 27: S/PDIF connector pinouts 2.2.17. CMOS Battery Slot The VIA EPIA-M920 is equipped with a CMOS battery slot, which is compatible with CR2032 coin batteries. The CMOS battery slot is labeled as “BAT2”. When inserting a CR2032 coin battery, be sure that the positive side is facing the locking clip.
  • Page 40: Usb 3.0 Connector

    VIA EPIA-M920 User Manual 2.2.18. USB 3.0 Connector The VIA EPIA-M920 has onboard USB 3.0 connector that enables additional USB 3.0 port. The connector is labeled as “J8”. The pinouts of the USB 3.0 connector are shown below. Figure 32: USB 3.0 connector diagram...
  • Page 41: Onboard Jumpers

    VIA EPIA-M920 User Manual 3. Onboard Jumpers This section will explain how to configure the VIA EPIA-M920 to match the needs of your application by setting the jumpers. Jumper Description A jumper consists of a pair conductive pins used to close in or bypass an electronic circuit to set up or configure a particular feature using a jumper cap.
  • Page 42: Clear Cmos Jumper

    VIA EPIA-M920 User Manual 3.1. Clear CMOS Jumper The VIA EPIA-M920 comes with a Clear CMOS jumper. The onboard CMOS RAM stores system configuration data and has an onboard battery power supply. To reset the CMOS settings, set the jumper on pins 2 and 3 while the system is off, then return the jumper to pins 1 and 2 afterwards.
  • Page 43: Sata Dom Power Jumper

    VIA EPIA-M920 User Manual 3.2. SATA DOM Power Jumper The SATA connectors can be used to support Disk-on-Module flash drives. The power for SATA DOM is controlled by the jumper labeled as “J12”. When the jumpers are set, +5V will be delivered to the 7 of the SATA connectors.
  • Page 44: Com1 And Com2 Voltage Jumper

    VIA EPIA-M920 User Manual 3.3. COM1 and COM2 Voltage Jumper The voltage for COM1 and COM2 is controlled by the jumper labeled as “J11”. The voltage can be either +5V or +12V. +5V is the default setting. The odd pin numbers correspond to COM1. The even pin numbers correspond to COM2.
  • Page 45: Com3 And Com4 Voltage Jumper

    VIA EPIA-M920 User Manual 3.4. COM3 and COM4 Voltage Jumper The voltage for COM3 and COM4 is controlled by the jumper labeled as “J13”. The voltage can be either +5V or +12V. +5V is the default setting. The odd pin numbers correspond to COM3. The even pin numbers correspond to COM4.
  • Page 46: Spi Address Jumper

    VIA EPIA-M920 User Manual 3.5. SPI Address Jumper Selection of address for SPI pin header is controlled by the jumper “J6”. The jumper settings are shown below. Figure 38: SPI address jumper diagram Settings Pin 1 Pin 2 Pin 3...
  • Page 47: Vdd Power Jumper

    VIA EPIA-M920 User Manual 3.6. VDD Power Jumper Selection of VDD power is controlled by the jumper “J9”. The jumper settings are shown below. Figure 39: VDD power jumper diagram Settings Pin 1 Pin 2 Pin 3 VDD = 1.0V...
  • Page 48: Lvds1 And Lvds2 Power Jumper

    The LVDS panel connectors (LVDS1 and LVDS2) and backlight control connectors (INVERTER1 and INVERTER2) can operate on different input voltages. The VIA EPIA-M920 has one jumper (J14) that controls the voltage delivered to the LVDS1 panel connector and input voltage delivered to the INVERTER1 connector.
  • Page 49: Ddr3 Sodimm Voltage Jumper

    VIA EPIA-M920 User Manual 3.8. DDR3 SODIMM Voltage Jumper The selection of the voltage input for the DDR3 SODIMM memory is controlled by the jumper “J16”. The jumper settings are shown below. Figure 41: DDR3 SODIMM voltage jumper diagram Settings...
  • Page 50: Expansion Slots

    4. Expansion Slots 4.1. DDR3 Memory Slots The VIA EPIA-M920 provides two DDR3 SODIMM memory slots. The memory slot can accommodate up to 8GB of 1333MHz memory per slot. The memory slots are labeled as “SODIMM1” and “SODIMM2”. The location of the DDR3 memory slots are shown below.
  • Page 51: Removing A Memory Module

    VIA EPIA-M920 User Manual 4.1.2. Removing a Memory Module Step 1 Disengage the locking clips at both ends of the memory slot. Figure 45: Disengaging the locking clips Step 2 When the locking clips have been cleared, the SODIMM memory module will automatically pop up.
  • Page 52: Pci Express Slot

    VIA EPIA-M920 User Manual 4.2. PCI Express Slot The PCI Express slot provides support for 4-lane cards. Due to the orientation of the slot, a riser card module must be used. The location of the PCI Express slot is shown below.
  • Page 53: Hardware Installation

    5. Hardware Installation 5.1. Installing into a Chassis The VIA EPIA-M920 can be fitted into any chassis that has mounting holes for compatible with the standard Mini-ITX mounting hole locations. Additionally, the chassis must meet the minimum height requirements for specified areas of the board. If a riser card module is being used, the chassis will need to accommodate the additional space requirements.
  • Page 54: Suggested Minimum Chassis Height

    VIA EPIA-M920 User Manual 5.1.2. Suggested Minimum Chassis Height The figure below shows the suggested minimum height requirements for the internal space of the chassis. It is not necessary for the internal ceiling to be evenly flat. What is required is that the internal ceiling height must be strictly observed for each section that is highlighted.
  • Page 55: Suggested Keepout Areas

    VIA EPIA-M920 User Manual 5.1.3. Suggested Keepout Areas The figure below shows the areas of the board that we recommend should be left unobstructed. Figure 51: Suggested keepout areas...
  • Page 56: Bios Setup Utility

    VIA EPIA-M920 User Manual 6. BIOS Setup Utility 6.1. Entering the BIOS Setup Utility Power on the computer and press Delete during the beginning of the boot sequence to enter the BIOS Setup Utility. If the entry point has passed, restart the system and try again.
  • Page 57: Main Menu

    VIA EPIA-M920 User Manual 6.5. Main Menu The System Overview screen is the default screen that is shown when the BIOS Setup Utility is launched. This screen can be accessed by traversing the navigation bar to the “Main” label. Figure 52: Illustration of the Main menu screen 6.5.1.
  • Page 58: Advanced Settings

    VIA EPIA-M920 User Manual 6.6. Advanced Settings The Advanced Settings screen shows a list of categories that can provide access to a sub-screen. Sub- screen links can be identified by the preceding right-facing arrowhead. Figure 53: Illustration of the Advanced Settings screen The Advanced Settings screen contains the following links: •...
  • Page 59: Acpi Settings

    VIA EPIA-M920 User Manual 6.6.1. ACPI Settings ACPI grants the operating system direct control over system power management. The ACPI Configuration screen can be used to set a number of power management related functions. Figure 54: Illustration of the ACPI Settings screen 6.6.1.1.
  • Page 60: S5 Rtc Wake Settings

    VIA EPIA-M920 User Manual 6.6.2. S5 RTC Wake Settings Enable system to wake from S5 using RTC alarm. Figure 55: Illustration of S5 RTC Wake Settings screen 6.6.2.1. Wake system with Fixed Time This feature has two options: Enable or Disable system wake on alarm event. When enabled, system will wake on the hr:min:sec specified.
  • Page 61: Cpu Information

    VIA EPIA-M920 User Manual 6.6.3. CPU Information The CPU Information screen shows detailed information about the built-in processor. Figure 56: Illustration of CPU Information screen 6.6.4. SATA Configuration The SATA Configuration screen allows the user to view and configure the settings of the SATA configuration settings.
  • Page 62: F71869 Super Io Configuration

    VIA EPIA-M920 User Manual 6.6.5. F71869 Super IO Configuration The F71869 Super IO Configuration screen allows the user to set system Super IO Chip parameters. Figure 58: Illustration of F71869 Super IO Configuration screen 6.6.5.1. Serial Port 0 Configuration Set parameters of Serial Port 0 (COMA).
  • Page 63: F71869 H/W Monitor

    VIA EPIA-M920 User Manual 6.6.6. F71869 H/W Monitor F71869 H/W Monitor shows Monitor hardware status. Figure 59: Illustration of F71869 H/W Monitor screen 6.6.6.1. CPU Smart Fan Configuration CPU Smart Fan Configuration Setting 6.6.6.1.1. Smart Fan Support This feature has two options: Enable or Disable Smart Fan.
  • Page 64: Clock Generator Configuration

    VIA EPIA-M920 User Manual 6.6.7. Clock Generator Configuration The Clock Generator Configuration screen enables access to the Spread Spectrum Setting feature. Figure 60: Illustration of Clock Generator Configuration screen 6.6.7.1. CPU Spread Spectrum The Spread Spectrum Setting feature enables the BIOS to modulate the clock frequencies originating from the board.
  • Page 65: Onboard Configuration

    VIA EPIA-M920 User Manual 6.6.8. OnBoard Configuration The OnBoard Device Configuration screen has the following features. Figure 61: Illustration of OnBoard Configuration screen OnBoard Device Configuration: 6.6.8.1. OnBoard LAN Enable The OnBoard LAN Enable feature determines whether the onboard LAN controller will be used or not.
  • Page 66: Chipset Settings

    VIA EPIA-M920 User Manual 6.7. Chipset Settings The Chipset Settings screen shows a list of categories that can provide access to a sub-screen. Sub-screen links can be identified by the preceding right-facing arrowhead. Figure 62: Illustration of Chipset Settings screen...
  • Page 67: Dram Configuration

    VIA EPIA-M920 User Manual 6.7.1. DRAM Configuration The DRAM Configuration screen has two features for controlling the system DRAM. All other DRAM features are automated and cannot be accessed. Figure 63: Illustration of DRAM Configuration screen 6.7.1.1. DRAM Clock The DRAM Clock option enables the user to determine how the BIOS handles the memory clock frequency.
  • Page 68: Video Configuration

    VIA EPIA-M920 User Manual 6.7.2. Video Configuration The Video Configuration screen has features for controlling the integrated graphics controller in the VX11H chipset. Figure 64: Illustration of Video Configuration screen 6.7.2.1. Dual VGA Enable This feature has two options: Enable/Disable Dual VGA.
  • Page 69: Panel Type

    VIA EPIA-M920 User Manual 6.7.2.5. Panel Type The Panel Type feature enables the user to specify the resolution of the display being used with the system. The panel types are predefined in the VGA VBIOS. Panel Type Resolution Panel Type...
  • Page 70: Uart Configuration

    VIA EPIA-M920 User Manual 6.7.3. UART Configuration The UART Configuration screen allows the user to set UART configuration parameters. Figure 65: Illustration of UART Configuration screen 6.7.3.1. UART 0 Enable This feature has 2 options: Enable/Disable UART 0. 6.7.3.2. UART 1 Enable...
  • Page 71: Pmu_Acpi Configuration

    VIA EPIA-M920 User Manual 6.7.4. PMU_ACPI Configuration The PMU_ACPI Configuration screen can be used to set a number of power management related functions. Figure 66: Illustration of PMU_ACPI Configuration screen Other Control Figure 67: Illustration of Other Control screen...
  • Page 72: Ac Loss Auto-Restart

    VIA EPIA-M920 User Manual 6.7.4.1.1. AC Loss Auto-restart AC Loss Auto-restart defines how the system will respond after AC power has been interrupted while the system is on. There are three options. Power Off The Power Off option keeps the system in an off state until the power button is pressed again.
  • Page 73: Hdac Configuration

    VIA EPIA-M920 User Manual 6.7.5. HDAC Configuration HDAC Configuration Parameters. Figure 68: Illustration of HDAC Configuration screen 6.7.5.1. OnChip HDAC Device This feature has 2 options: Enable or Disable HDAC Control.
  • Page 74: Sdio_Cr Configuration

    VIA EPIA-M920 User Manual 6.7.6. SDIO_CR Configuration The SDIO_CR Configuration screen can be used to set SDIO_CR configuration parameters. Figure 69: Illustration of SDIO_CR Configuration screen 6.7.6.1.1. SDIO Host Controller This feature has two options: Enable or Disable SDIO Host controller.
  • Page 75: Others Configuration

    VIA EPIA-M920 User Manual 6.7.7. Others Configuration The Others Configuration screen can be used to set Watchdog Timer Configuration and Keyboard/Mouse Wakeup Configuration. Figure 70: Illustration of Others Configuration screen 6.7.7.1. WATCHDOG Timer Enable When this feature is enabled, an embedded timing device automatically prompts corrective action upon system malfunction detection.
  • Page 76: Boot Settings

    VIA EPIA-M920 User Manual 6.8. Boot Settings The Boot Settings screen has a single link that goes to the Boot Configuration, and Boot Option Priority screens. Figure 71: Illustration of Boot Settings screen 6.8.1. Boot Configuration The Boot Settings Configuration screen has several features that can be run during the system boot sequence.
  • Page 77: Network Device Bbs Priorities

    VIA EPIA-M920 User Manual 6.8.3. Network Device BBS Priorities 6.8.3.1. Launch PXE OpROM policy Do not launch Prevent the option for Legacy Network Device. Legacy only Allow the option for Legacy Network Device.
  • Page 78: Security Settings

    VIA EPIA-M920 User Manual 6.9. Security Settings The Security Settings screen provides a way to restrict access to the BIOS or even the entire system. Figure 72: Illustration of Security Settings screen 6.9.1. Security Settings 6.9.1.1. Administrator Password / User Password This option is for setting a password for accessing the BIOS setup utility.
  • Page 79: Save & Exit Options

    VIA EPIA-M920 User Manual 6.10. Save & Exit Options The Save & Exit screen has the following features: Figure 73: Illustration of Save & Exit Options screen 6.10.1. Save Changes and Exit Save all changes to the BIOS and exit the BIOS Setup Utility. The “F4” hotkey can also be used to trigger this command.
  • Page 80: Via Networking Bootagent

    VIA EPIA-M920 User Manual Boot Override 6.10.7. VIA Networking Bootagent 6.10.8. Launch EFI Shell from filesystem device Attempts to Launch EFI Shell application (Shellx64.efi) from one of the available filesystem devices.
  • Page 81: Software And Technical Support

    VIA EPIA-M920 User Manual 7. Software and Technical Support 7.1. Microsoft and Linux Support The VIA EPIA-M920 is compatible with Microsoft Windows and Linux operating systems. 7.1.1. Driver Installation Microsoft Driver Support The latest windows drivers can be downloaded from the VIA website at www.viatech.com.
  • Page 82: Appendix A. Installing Wireless Accessories

    Figure 74: Installing VIA EMIO-1533 module to the chassis Step 2 Connect one end of the USB Wi-Fi cable to the onboard USB 2.0 connector (USB_1) on VIA EPIA-M920 board, and then connect the other end of the cable to the VIA EMIO-1533 module.
  • Page 83: Figure 76: Installing Wi-Fi Antenna Cable (Via Emio-1533)

    VIA EPIA-M920 User Manual Step 3 Insert the Wi-Fi antenna cable into the antenna hole from the inside of the panel I/O plate. Insert the toothed washer, fasten it with the nut, and install the external antenna. Figure 76: Installing Wi-Fi antenna cable (VIA EMIO-1533) Step 4 Connect the other end of the Wi-Fi antenna cable to the micro-RF connector labeled “I-PEX”...
  • Page 84: Installing The Via Emio-5531 Usb Wi-Fi & Bluetooth Module

    VIA EPIA-M920 User Manual A.2. Installing the VIA EMIO-5531 USB Wi-Fi & Bluetooth Module Step 1 Mount the VIA EMIO-5531 module to the prepared standoff in the chassis. Align the two mounting holes on the VIA EMIO-5531 module with the mounting holes on the standoffs, and then secure the VIA EMIO- 5531 module in place with two screws.
  • Page 85: Figure 80: Installing Wi-Fi Antenna Cable (Via Emio-5531)

    VIA EPIA-M920 User Manual Step 3 Insert the Wi-Fi antenna cable into the antenna hole from the inside of the panel I/O plate. Insert the toothed washer, fasten it with the nut, and install the external antenna. Figure 80: Installing Wi-Fi antenna cable (VIA EMIO-5531) Step 4 Connect the other end of the Wi-Fi antenna cable to the micro-RF connector labeled “I-PEX”...
  • Page 86: Appendix B. Power Consumption Report

    VIA EPIA-M920 User Manual Appendix B. Power Consumption Report Power consumption tests were performed on the VIA EPIA-M920. The following tables represent the breakdown of the voltage, amp and wattage values while running common system applications. B.1. VIA EPIA-M920 Rev. B ATX Power (EPIA-M920-20Q SKU) The tests were performed based on the following additional components: •...
  • Page 87: Mp3 Playing (Windows Media Player 10)

    VIA EPIA-M920 User Manual B.1.3. MP3 Playing (Windows Media Player 10) MEAN Measured Voltage Measured Current Watts Main Board +3.3V 3.217 0.547 1.760 Main Board +5V 4.954 0.964 4.776 Main Board 5VSB 5.005 0.328 1.642 Main Board +12V 11.901 0.689 8.200...
  • Page 88: Functional Test: Run Burnin Test 6.0

    VIA EPIA-M920 User Manual B.1.6. Functional Test: Run BurnIn Test 6.0 MEAN Measured Voltage Measured Current Watts Main Board +3.3V 3.043 0.462 1.406 Main Board +5V 4.635 1.228 5.692 Main Board 5VSB 4.511 0.856 3.861 Main Board +12V 11.663 1.005 11.721...
  • Page 89: Via Epia-M920 Rev. B Atx Power (Epia-M920-16Qe Sku)

    VIA EPIA-M920 User Manual B.2. VIA EPIA-M920 Rev. B ATX Power (EPIA-M920-16QE SKU) The tests were performed based on the following additional components: • CPU: 1.6GHz VIA Eden ® • Memory: Kingston DDR3 1333MHz 4GB • HDD: SATAII 2TB WD WD20EARX •...
  • Page 90: Mp3 Playing (Windows Media Player 10)

    VIA EPIA-M920 User Manual B.2.3. MP3 Playing (Windows Media Player 10) MEAN Measured Voltage Measured Current Watts Main Board +3.3V 3.150 0.467 1.471 Main Board +5V 4.899 0.704 3.449 Main Board 5VSB 4.954 0.374 1.853 Main Board +12V 11.852 0.437 5.179...
  • Page 91: Functional Test: Run Burnin Test 6.0

    VIA EPIA-M920 User Manual B.2.6. Functional Test: Run BurnIn Test 6.0 MEAN Measured Voltage Measured Current Watts Main Board +3.3V 3.195 0.453 1.447 Main Board +5V 4.919 1.405 6.911 Main Board 5VSB 4.989 0.604 3.013 Main Board +12V 11.888 0.667 7.929...
  • Page 92: Appendix C. Mating Connector Vendors List

    VIA EPIA-M920 User Manual Appendix C. Mating Connector Vendors List The following table listed the mating connector vendors list of VIA EPIA-M920. Connectors Part No. Mating Vendor & P/N Neltron 2214S-XXG-85 SAMTEC SSW Front panel pin header (F_PANEL) 99G30-05009I Series...
  • Page 93 Taiwan Headquarters Japan China 1F, 531 Zhong-zheng Road, 940 Mission Court 3-15-7 Ebisu MT Bldg. 6F, Tsinghua Science Park Bldg. 7 Xindian Dist., New Taipei City 231 Fremont, CA 94539, Higashi, Shibuya-ku No. 1 Zongguancun East Road, Taiwan Tokyo 150-0011 Haidian Dist., Beijing, 100084 Japan China...

Table of Contents