Page 1
CY4502 EZ-PD™ CCG2 Development Kit Guide Doc. No. 001-96601 Rev. *G Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): +1.800.858.1810 Phone (Intnl): +1.408.943.2600 http://www.cypress.com...
Page 2
Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life- support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
General Safety Instructions ESD Protection ESD can damage boards and associated components. Cypress recommends that the user perform procedures only at an ESD workstation. If an ESD workstation is not available, use appropriate ESD protection by wearing an antistatic wrist strap attached to the chassis ground (any unpainted metal surface) on the board when handling parts.
CY4502 development board Quick start guide Extra Jumpers Visit the DVK web page (www.cypress.com/CY4502) for more information. Inspect the contents of the DVK. If any parts are missing, contact your nearest Cypress sales office for further assistance. 1.1.1 Software The CY4502 CCG2 DVK installer package available at www.cypress.com/CY4502,...
Introduction 1.1.2 Not Included Tools USB PD–capable/Type-C PC host: The CY4502 board works with a USB PD–capable PC host with a Type-C receptacle. If a Type-C USB PD–enabled PC is not available, the CCG1 Host board that comes with CY4501 CCG1 Development Kit, can be used in conjunction with a standard USB PC.
Page 8
Introduction Definitions and Acronyms Meaning End Of Packet (EOP) K-code marker used to delineate the end of a packet Inter-integrated circuit. Packet An entire unit of PD communication, including a preamble, SOP, payload, CRC, and EOP. Cable with a USB plug on each end, at least one of which is a cable plug supporting SOP’ that does not Passive cable incorporate data bus signal conditioning circuits.
2. Getting Started This chapter describes how to install and configure the CY4502 CCG2 DVK. 2.1 CY4502 CCG2 DVK Installation To install the DVK software, follow these steps: Download the latest CY4502 CCG2 DVK software from the CY4502 CCG2 DVK page.
Page 10
(Figure 2-3). Figure 2-3. Installation Progress When installation is complete, you have the option to launch Cypress Update Manager (Figure 2-4) to ensure you have the latest DVK. CY4502 EZ-PD™ CCG2 Development Kit Guide, Doc. No. 001-96601 Rev. *G...
Figure 2-4. Cypress Update Manager Notes: You can launch the Update Manager from Windows > Start > All Programs > Cypress > Cypress Update Manager. After the installation is complete, the contents are available at the following location: <Install Directory>\CY4502 CCG2 DVK\<version>.
3. Kit Operation The CY4502 CCG2 DVK includes the CY4502 board shown in Figure 3-1. Figure 3-1. CY4502 Board 20-pin Header LED1 CCG2 CCG2 (CYPD2103-14LHXIT) (CYPD2103-20FNXIT) LED2 SWD Header SWD Header Type-C Plugs This DVK contains two CCG2 controllers (one in the CSP package and the other in the DFN package), two SWD connectors, two USB Type-C plugs, two LEDs, and footprint to populate a 20-pin header for debugging.
Kit Operation 3.2 Jumpers The CY4502 board includes five jumpers mounted on the board. Table 3-1 describes the purpose and the default settings of the jumpers in CY4502 board (depicted in Figure 3-3). Figure 3-3. CY4502 Board Default Jumper Settings Type-C Plug, J1 Type-C Plug, J2 Table 3-1.
Kit Operation Function Jumper Purpose Default SOP” Jumpers to enable SOP” response for U1 (CYPD2103-20FNXIT): Open Short: Enables SOP” response by pulling GPIO (D3) low. The CYPD2103 firmware response selection for U1 is configured to detect the presence of the VCONN supply in the VCONN1/VCONN2 pins for determining the responsiveness to SOP packets.
Kit Operation 3.4 CCG2 Two-Chip EMCA Application (One Chip Powered) The CY4502 board can operate in the two-chip EMCA application, with only one of the two CCG2 controllers powered, as shown in Figure 3-7. Follow these steps to configure the board for this mode (depicted in Figure 3-6): Short pins 1 and 2 of jumper J6.
Kit Operation There are two advantages of using this topology: Saves one wire (VCONN) running through the cable Allows both plug ends to be identical, which saves on inventory costs AN95615 - Designing USB 3.1 Type-C Cables Using EZ-PD™ CCG2 For more details on this application, refer to 3.5 CCG2 Two-Chip EMCA Application (Both Chips Powered) The CY4502 board can operate in the two-chip EMCA application, with both CCG2 controllers powered, as shown in...
If a Type-C enabled host or device is not available, get a CY4501 CCG1 Development Kit and follow the steps below to test the CY4502 board. Visit the web page: http://www.cypress.com/CY4501 for more details on the CY4501 CCG1 Development Kit.:...
Page 20
Kit Operation Table 3-4. Jumper Settings for CCG1 Host Board Jumper Position Comments Short 2-5 Board gets powered from USB 3.0 connector (J12) Closed Provision for measuring current consumption on VCONN Short 2–4 CC2 Rp selection for 1.5 A current advertisement Short 2–4 CC1 Rp selection for 1.5 A current advertisement Closed...
Kit Operation Connect the other Type-C plug of the CY4502 board to connector J15 of the CCG1 Client board. 10. One or two LEDs on the CY4502 board glow, as in Table 3-3, to indicate that the CY4502 board is powered and also to indicate which CCG2 controller has been powered.
Page 22
To use PSoC Programmer, follow these steps: Start PSoC Programmer from Start > All Programs > Cypress > PSoC Programmer. Connect one end of the USB cable to the MiniProg3 programmer and connect the other end to the PC.
Programming the CCG2 Device Using a CCG1 Host Board over the CC Line A firmware upgrade application, EZ-PD Configuration Utility, is provided by Cypress and can be downloaded from www.cypress.com/ezpdutility. The EZ-PD Configuration Utility is a Microsoft Windows Application, which can be used to configure and program CCG2 devices in the USB Type-C cable directly over the CC line with the help of the CCG1 Host and Client boards.
Page 24
CCG2-based EMCA cable requires both a host (DFP) and client (UFP) to be connected, as illustrated in Figure 3-15. To upgrade the CCG2 firmware over the CC line, follow the steps described in EZ-PD Configuration Utility User Manual which can be found from the location ‘C:\Program Files (x86)\Cypress\EZ-PD Configuration Utility\User Manual’ after installing EZ-PD Configuration utility.
4. Hardware This chapter describes the hardware interfaces and circuits available on the development board, as shown in Figure 4-1. It covers the following topics: CCG2 controllers Type-C plugs SWD connectors Headers Figure 4-1. CY4502 board Hardware Block Diagram CCG signal from USB Connector Connector for...
Hardware 4.1 CY4502 Board Details The CY4502 board hardware consists of the following components: U1: CCG2 controller in CSP package (CYPD2103-20FNXIT) U2: CCG2 controller in DFN package (CYPD2103-14LHXIT) LED1: Power (VCONN) indicator of U1 LED2: Power (VCONN) indicator of U2 ...
Hardware 4.3 USB Type-C Plug The CY4502 board contains two USB Type-C plugs: J1 and J2. Figure 4-4 shows the USB 3.0 pins (SS_TX_M, SS_TX_P, SS_RX_P, and SS_RX_M), USB 2.0 pins (D+ and D–), cable power signals (VBUS and GND), sideband use (SBU) signals (SBU1, SBU2), and the configuration channel (CC/ VCONN) that are available on the J1 and J2 USB Type-C plugs.
Hardware Table 4-1. USB Type-C Plug Signals Signal Group Signal Description SSTXp1, SSTXn1 The SuperSpeed USB serial data interface defines one differential transmit pair and one differential receive pair. SSRXp1, SSRXn1 USB 3.1 On a USB Type-C plug and receptacle, two sets of SuperSpeed USB signal pins are defined to SSTXp2, SSTXn2 enable the plug flipping feature.
Hardware 4.5 20-pin Header The CY4502 board contains one 20-pin header, J9, that is not mounted on the DVK. The CCG2 GPIOs and I C lines are exposed on the 20-pin header (Figure 4-7). The R line from U1, VCONN, and CC lines are also accessible as test points for debugging.
Appendix A: Troubleshooting Guide Problem Possible Cause Possible Solution CY4502 board does not work for one-chip Incorrect jumper settings Ensure jumper settings are in accordance solution. with those in CCG2 Single-Chip EMCA Application. Incorrect jumper settings CY4502 board does not work for two-chip Ensure jumper settings are in accordance solution with only one chip powered.
Revision History Document Revision History Document Title: CY4502 EZ-PD™ CCG2 Development Kit Guide Document Number: 001-96601 Revision Issue Date Origin of Description of Change Change 04/14/2015 GAYA Initial version of kit guide. 04/17/2015 GAYA Installer images and template updated. 04/21/2015 GAYA Updated How to Test the CY4502...
Need help?
Do you have a question about the EZ-PD CY4502 and is the answer not in the manual?
Questions and answers