Table of Contents

Advertisement

Quick Links

Introduction
This document applies to hardware revision 1 evaluation boards.
This evaluation board is intended to be used to:
enable quick evaluation and debugging of software for the SPEAr1310 rev.C embedded
MPU family
act as a learning tool for rapid familiarity with the features of the SPEAr1310 rev.C
provide a reference design to use as a starting point for the development of a final
application board
The EVALSP1310CPU board is equipped with interfaces to the high speed peripherals
embedded in SPEAr1310 rev. C devices.
Through an expansion connector it is possible to plug in dedicated expansion boards
(EVALBASEXP) and/or FPGA boards (EVALSP13xxFPGA) for developing customer-
specific IPs.
Figure 1.
November 2012
evaluation board, hardware revision 1
EVALSP1310CPU board rev. 1
Doc ID 023872 Rev 1
UM1585
User manual
EVALSP1310CPU
www.st.com
1/36

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EVALSP1310CPU and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for ST EVALSP1310CPU

  • Page 1 The EVALSP1310CPU board is equipped with interfaces to the high speed peripherals embedded in SPEAr1310 rev. C devices. Through an expansion connector it is possible to plug in dedicated expansion boards (EVALBASEXP) and/or FPGA boards (EVALSP13xxFPGA) for developing customer- specific IPs.
  • Page 2: Table Of Contents

    Contents UM1585 Contents Kit contents ..........6 Features and block diagram .
  • Page 3 UM1585 Contents RTC (battery connector) ........21 Expansion connectors .
  • Page 4 EVALSP1310CPU board rev. 1 ........
  • Page 5 UM1585 List of tables List of tables Table 1. Common power rails ............11 Table 2.
  • Page 6: Kit Contents

    Kit contents UM1585 Kit contents ● EVALSP1310CPU board ● AC adapter (output voltage 5 V 2A) ● 2 power adapter plugs (USA/Europe) 6/36 Doc ID 023872 Rev 1...
  • Page 7: Features And Block Diagram

    UM1585 Features and block diagram Features and block diagram Board features ● SPEAr1310 SoC CPU ● Dedicated 16/32-bit trace port (program trace) ● Five DDR3 chips (32-bit width plus ECC), 1 GB ● Serial NOR Flash, 8 MB ● Serial NOR Flash 512 KB ●...
  • Page 8: Connectors, Jumpers And Pushbuttons

    Features and block diagram UM1585 Connectors, jumpers and pushbuttons Figure 3. Connector, jumper and push button locations (top) 8/36 Doc ID 023872 Rev 1...
  • Page 9: Getting Started

    Software user manuals are available on request; contact your local ST representative. Booting The EVALSP1310CPU board can boot a Linux kernel pre-installed in the serial NOR Flash. At power on, the serial port outputs a brief header message with some uBoot information (uBoot version, SDK version, and some internal hardware information).
  • Page 10: Reset Switch

    UM1585 It is possible to simulate a cross cable by changing the position of the J17 jumpers as shown below. Refer to the schematic drawing (contact your local ST representative for availability), for the pin-out of the connectors. Figure 4.
  • Page 11: Block Descriptions

    UM1585 Block descriptions Block descriptions General power supply The power supply block generates all the required voltages from a 5 V external AC/DC. The generated voltages are: ● 5 V obtained from an over voltage protection device with thermal shutdown ●...
  • Page 12: Power Leds

    Block descriptions UM1585 Table 1. Common power rails (continued) Jumper Name for current measurement VDD3V3_HOST PCIe x1 connectors +12V_HOST PCIe x1 connectors 4.1.1 Power LEDs Table 2. Power LEDs Ref. Des. Description D11 red 5 volt fault: undervoltage or overvoltage on +5V D13 green 5 volt: +5V D12 green...
  • Page 13: Static Memory Subsystem

    4.3.2 NAND Flash This block is based on ST NAND Flash NAND02GW3B (U4) (64 MB; bus width = x8). If required, this chip can be replaced and another can be used. To do this, deselect the on- board Flash by removing jumper JP4, and connect an adapter board to J1.
  • Page 14: Pcie/Sata

    PCIe/SATA The SPEAr1310 rev. C device has up to 3 PCIe or 3 SATA interfaces. The EVALSP1310CPU board provides the following configuration: one standard SATA and two PCIe Gen2 lanes. The lane (PHY1) is used as a PCIe endpoint. In the default setting, the PCIe endpoint is not available.
  • Page 15: Ethernet Subsystem

    Down No spread Not applicable The output frequency must be set at 100 MHz. On the EVALSP1310CPU board, the default settings is S2 ... S0 = 0. Ethernet subsystem This subsystem is based on the Ethernet GMII PHY DP83865 (U5) and a connector that also includes all the required magnetics.
  • Page 16: Figure 10. Spear Gmii I/F Voltage Selector

    Block descriptions UM1585 Note: When DIP switch SWx-x is in the ON position, the bit value is 0. When the DIP switch is in the OFF position, the bit value is 1. Table 6. Jumper configurations Default Settings Description JP11 Phy address bit 0 JP12 Auto negotiation enable bit...
  • Page 17: Figure 12. Dp83865 Clock Output Selector

    GMII GMII RGMII HP RGMII 3COM Note: EVALSP1310CPU BOARD was designed for GMII mode only. SPEED SELECT STRAP: These strapping option pins have two different functions depending on whether auto-negotiation is enabled or not. See Table 8 Table Table 8.
  • Page 18: Ethernet Leds

    Block descriptions UM1585 4.5.2 Ethernet LEDs Table 10. Ethernet LEDs Reference Description DUPLEX STATUS: The LED is lit when the PHY is in Full Duplex operation after the link is established. Yellow 1000M SPEED AND GOOD LINK LED: The LED output indicates that the PHY has established a good link at 1000 Mbps.
  • Page 19: Usb 2.0 Subsystem

    UM1585 USB 2.0 subsystem USB 2.0 subsystem Host ports The board has two host ports that are fully compliant with the USB 2.0 specification (two controllers with one port each). This means that the two hosts can work in concurrent mode with the maximum possible bandwidth.
  • Page 20: Figure 13. Spear Usb Phy Power Selector

    USB 2.0 subsystem UM1585 Figure 13. SPEAr USB phy power selector External Internal JP29 JP29 20/36 Doc ID 023872 Rev 1...
  • Page 21: A/D Interface

    UM1585 A/D Interface A/D Interface Eight analog input lines are provided on the J14 strip connector. Table 13. J14 (20) ADC connector A2D Pin number Signal ADC_VREFP ADC_VDD2V5 3 ... 17 (odd only) AIN0 ... AIN7 4 ... 20 (even only) AGND ADC_VREFN The connector also allows you to determine the conversion range by setting the conversion...
  • Page 22: Expansion Connectors

    Expansion connectors UM1585 Expansion connectors Expansion connectors J11 and J21 are provided to enable the use of an additional board. Both connectors are Samtec High Speed Board-to-Board connectors Q2 Right angle. ● J11, P/N QFS-104-01-SL-D-RA, mates with QMS-104-01-SL-D-RA ● J21, P/N QFS-026-01-SL-D-RA, mates with QMS-026-01-SL-D-RA The signals available on the expansion connector are shown in Expansion connector functions.
  • Page 23: Table 15. Expansion Connector Functions - Expi Mode Not Enabled

    UM1585 Expansion connectors Table 14. Expansion connector functions - (continued) EXPI mode enabled Description Timers 1. Usable only with the addition of 15 FSMC signals. To make the 15 FSMC signals available, load resistors R314 through R328, and remove jumper JP4. Table 15.
  • Page 24: Debug Interface

    Debug interface UM1585 Debug interface The following debug interfaces are provided: ● The CPU JTAG interface: this can be used for "static" debug, meaning that it is possible to set a breakpoint and, when the system stops, to verify the contents of the memory and/or registers and modify them if needed.
  • Page 25: Strapping Options

    UM1585 Strapping options Strapping options General purpose I/Os are present on the board. They are connected to DIP switches to allow the user to select/deselect them. Immediately after reset phase, the SPEAr can be configured by means of the GPIO_A0 ... A3 strapping options.
  • Page 26: Test Modes

    Test modes UM1585 Table 20. Software boot options (continued) SW3-4 SW3-3 SW3-2 SW3-1 Boot Type GPIO_A3 GPIO_A2 GPIO_A1 GPIO_A0 Boot from external serial NAND Flash (FSMC). If the code is invalid, boot from USB is forced. Boot from external serial NOR Flash (FSMC). If the code is invalid, boot from USB is forced.
  • Page 27: Leds

    UM1585 LEDs LEDs Several LEDs are present on the board. They display the following status information: Table 22. Status LEDs Color Status displayed Yellow GIG PHY Duplex Yellow GIG PHY link1000 Yellow GIG PHY Link100 Yellow GIG PHY Link10 Yellow GIG PHY Activity Host1 Overcurrent Green...
  • Page 28: Jumper Descriptions

    Jumper descriptions UM1585 Jumper descriptions The board has the following jumpers for settings or measurements: Table 23. List of board jumpers Jumper Description J23 (4) M25P64 (U1) nCS select (default 1-2 closed: 3-4 closed) JP1 (3) SAFHV antifuse (OTP) cell power supply VDD2V5 (default closed 1-2) JP2 (3) NAND FLASH VDD (default 1-2 closed = 3.3 V) JP3 (3)
  • Page 29: Connectors

    UM1585 Connectors Connectors Table 24. List of board connectors Connector Description CON32A NAND RJ45 Ethernet connector SATA connector PCIe Root complex (HOST1) PCIe Endpoint (Device) +12 V_HOST (PCIe) MIPHY JTAG Connector USB Connector Micro A-B (OTG) USB Connector Type A double QFS-104-RA Expansion connector +5 V ADC Connector A/D...
  • Page 30: Appendix A Licence Agreements

    All other warranties, conditions or other terms implied by law are excluded to the fullest extent permitted by law. LIMITATION OF LIABILITIES. In no event ST or its licensors shall be liable to You or any third party for any indirect, special,...
  • Page 31 Demo Product if any. TERMINATION. ST may terminate this license at any time if You are in breach of any of its terms and conditions. Upon termination, You will immediately destroy or return all copies of the demo software and documentation to ST.
  • Page 32 Licensed Software or any portion or derivative thereof, for use with processors manufactured by or for an entity other than ST is a material breach of this Agreement and requires a separate license from ST. No source code and/or object code relating to and/or based upon Licensed Software is to be made available by You to any third party for whatever reason.
  • Page 33 You will take all reasonable precautions to ensure and monitor their compliance with such requirements. You agree to promptly notify ST in the event of a violation of any of the foregoing, and to cooperate with ST to take any remedial action appropriate to address the violation.
  • Page 34 Licence agreements UM1585 SEVERABILITY If any provision of this agreement is or becomes, at any time or for any reason, unenforceable or invalid, no other provision of this agreement shall be affected thereby, and the remaining provisions of this agreement shall continue with the same force and effect as if such unenforceable or invalid provisions had not been inserted in this Agreement.
  • Page 35: Revision History

    UM1585 Revision history Revision history Table 25. Document revision history Date Revision Changes 07-Nov-2012 Initial release. Doc ID 023872 Rev 1 35/36...
  • Page 36 No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

Table of Contents