Cpu Configuration; Rcw Source; Configuration Signals - TQ-Systems TQMLS1028A Preliminary User's Manual

Hide thumbs Also See for TQMLS1028A:
Table of Contents

Advertisement

4.3

CPU Configuration

4.3.1

RCW Source

The RCW source selection is managed by the system controller.
Table 4:
RCW_SRC_SEL
Level
Reset Configuration Source
80 – 100 %
SD card
60 – 80 %
eMMC
40 – 60 %
SPI NOR flash
20 – 40 %
Hard-coded
C EEPROM, Addr. 0x50 / 1010 000b
0 – 20 %
I
2
4.3.2

Configuration signals

The LS1028A CPU is configured via pins as well as via registers.
Table 5:
Reset Configuration Signals
Reset cfg. name
cfg_rcw_src[0:3]
ASLEEP, CLK_OUT, UART1_SOUT, UART2_SOUT
cfg_svr_src[0:1]
XSPI1_A_CS0_B, XSPI1_A_CS1_B
cfg_dram_type
EMI1_MDC
cfg_eng_use0
XSPI1_A_SCK
cfg_gpinput[0:3]
SDHC1_DAT[0:3], I/O voltage EVDD (1.8 or 3.3 V!)
cfg_gpinput[4:7]
XSPI1_B_DATA[0:3]
The following table shows the coding of the field cfg_rcw_src:
Table 6:
Reset Configuration Source
cfg_rcw_src value (Binary)
0xxx
1000
1001
1010
1011
1100
1101
1110
1111
Green
Standard configuration
Yellow
Configuration for development and debugging
1:
Yes  via shift register; No  fixed value; 3-fold pad  by assembly.
Device address 0x50 / 1010 000b = Configuration EEPROM.
2:
Preliminary User's Manual l TQMLS1028A UM 0001 l © 2019, TQ-Systems GmbH
Functional Signal Name
Hard-coded RCW (TBD)
SDHC1 (SD card)
SDHC2 (eMMC)
I2C1 extended addressing
Reserved
XSPI1A NAND 2 KB pages
XSPI1A NAND 4 KB pages
Reserved
XSPI1A NOR
Required external pull-down (Module pull-up is 10 kΩ to 3.3 V)
None (open)
24 kΩ
10 kΩ
4.3 kΩ
0 Ω (Pulled to Ground)
Default
1111
Several
11
?
1
1 = ?
1
1 = ?
1111
Not driven, internal Pull-Ups
1111
Not driven, internal Pull-Ups
RCW source
2
TQMLS1028A
Variable
Page 9
1
Yes
?
No
?

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TQMLS1028A and is the answer not in the manual?

Table of Contents