Setup Rd Command - Racal Instruments 1260-14C Manual

1260 vxi switching card, open collector digital i/o module
Table of Contents

Advertisement

SETUP RD
command
Module Specific Syntax 3-14
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Example:
This command sets the active edge of the CLKIN signal to
negative within the module at address 3.
SETUP 3.CLKIN, NEG
Syntax:
Byte: SE[TUP] <address>.RD,<port>[,Y][,B | ,H],
<vectors>
Word: SE[TUP] <address>.RD,<port>,W[,B | ,H],
<vectors>
Bit:
SE[TUP] <address>.RD,<port>,X<bit>
[,X<bit>...],<vectors>
<address>::= Module address of the 1260-14C (1-12)
<port>::= Synchronous port number that is being defined (0-11)
<vectors>::= The number of synchronous reads to perform (0-256)
<bit>::= Bit number to be read in the bit mode (0-7)
A "B" specifies that the output format for the data is binary. Note
that this format is unavailable in the fast byte mode to keep the
output on a single 80-character line.
A "H" specifies that the output format for the data is hexadecimal.
A "Y" causes a byte-wide (8 bit) read of the port. This is the default
is no width is specified. See Example 1 above for a sample of a
byte-wide READ command.
A "W" causes a word-wide (16 bit) read for a pair of ports. Word-
wide operations are specified on even-numbered ports only, and
read the least significant 8 bits from the even port and the most
significant 8 bits from the following odd-numbered port.
Description:
This command sets up a synchronous port to
perform a buffered read operation and clears that ports buffer of
any previous values. Once a synchronous test is armed, data is
clocked into the port by each active edge of CLKIN and the results
stored in a buffer for up to a maximum of 256 vectors. A vector
count of 0 implies that the port is to do nothing during this test.
Once a test has been defined for a synchronous port, the test may
be started and stopped at any time using the SETUP ARM
ON/OFF commands. It should be noted that it is the user's
responsibility to ensure that the appropriate ports are tri-stated
before starting the synchronous test.
After the final data transfer has occurred for all synchronous ports,
the ARM is automatically disabled, allowing the user to retrieve the
buffered data via the PDATAOUT command. This is also allowed
User Manual 1260-14C

Advertisement

Table of Contents
loading

Table of Contents