Yamaha Clavinova CVP-205 Service Manual page 24

Hide thumbs Also See for Clavinova CVP-205:
Table of Contents

Advertisement

HD6417709F80B (XV250B00) CPU
PIN
NAME
I/O
NO.
1
MD1
I
Mode control
2
MD2
I
3
Vcc(RTC)
-
Power supply +3.3V
4
XTAL2
O
Crystal oscillator
5
EXTAL2
I
6
Vss(RTC)
-
Ground
7
NMI
I
Non-maskable interrupt request
8
IRQ0//IRL0/PTH0
I
9
IRQ1//IRL1/PTH1
I
Interrupt request / Port H
10
IRQ2//IRL2/PTH2
I
11
IRQ3//IRL3/PTH3
I
12
IRQ4/PTH4
I
13
D31/PTB7
I/O
14
D30/PTB6
I/O
15
D29/PTB5
I/O
Data bus / Port B
16
D28/PTB4
I/O
17
D27/PTB3
I/O
18
D26/PTB2
I/O
19
Vss
-
Ground
20
D25/PTB1
I/O
Data bus / Port B
21
Vcc
-
Power supply +3.3V
22
D24/PTB0
I/O
Data bus / Port B
23
D23/PTA7
I/O
24
D22/PTA6
I/O
Data bus / Port A
25
D21/PTA5
I/O
26
D20/PTA4
I/O
27
Vss
-
Ground
28
D19/PTA3
I/O
Data bus / Port A
29
Vcc
-
Power supply +3.3V
30
D18/PTA2
I/O
31
D17/PTA1
I/O
Data bus / Port A
32
D16/PTA0
I/O
33
Vss
-
Ground
34
D15
I/O
Data bus
35
Vcc
-
Power supply +3.3V
36
D14
I/O
37
D13
I/O
38
D12
I/O
39
D11
I/O
40
D10
I/O
Data bus
41
D9
I/O
42
D8
I/O
43
D7
I/O
44
D6
I/O
45
Vss
-
Ground
46
D5
I/O
Data bus
47
Vcc
-
Power supply +3.3V
48
D4
I/O
49
D3
I/O
50
D2
I/O
Data bus
51
D1
I/O
52
D0
I/O
53
A0
O
54
A1
O
Address bus
55
A2
O
56
A3
O
57
Vss
-
Ground
58
A4
O
Address bus
59
Vcc
-
Power supply +3.3V
60
A5
O
61
A6
O
62
A7
O
63
A8
O
64
A9
O
Address bus
65
A10
O
66
A11
O
67
A12
O
68
A13
O
69
Vss
-
Ground
70
A14
O
Address bus
71
Vcc
-
Power supply +3.3V
72
A15
O
73
A16
O
74
A17
O
75
A18
O
Address bus
76
A19
O
77
A20
O
78
A21
O
79
Vss
-
Ground
80
A22
O
Address bus
81
Vcc
-
Power supply +3.3V
82
A23
O
Address bus
83
Vss
-
Ground
84
A24
O
Address bus
85
Vcc
-
Power supply +3.3V
86
A25
O
Address bus
87
/BS/PTK4
I/O
Bus cycle / Port K
88
/RD
O
Read strobe
89
/WE0/DQMLL
O
90
/WE1/DQMLU//WE
O
91
/WE2/DQMUL//ICRD/PTK6
I/O
92
/WE3/DQMUU//ICWR/PTK7
I/O
93
RD//WR
O
Read / Write
94
PTE7
I/O
Port E
95
Vss
-
Ground
96
/CS0
O
Chip select
97
Vcc
-
Power supply +3.3V
98
/CS2/PTK0
I/O
99
/CS3/PTK1
I/O
Chip select / Port K
100
/CS4/PTK2
I/O
101
/CS5//CE1A/PTK3
I/O
Chip select / Chip enable / Port K
102
/CS6//CE1B
O
Chip select / Chip enable
103
/CE2A/PTE4
I/O
Chip enable / Port E
104
/CE2B/PTE5
I/O
PIN
FUNCTION
NO.
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
NAME
I/O
CKE/PTK5
I/O
CK enable / Port K
/RAS3L/PTJ0
I/O
3L Row address strobe / Port J
/RAS2L/PTJ1
I/O
2L Row address strobe / Port J
/CASLL//CAS/PTJ2
I/O
LL Column address strobe / Column address strobe / Port J
Vss
-
Ground
/CASLH/PTJ3
I/O
LH Column address strobe / Port J
Vcc
-
Power supply +3.3V
/CASHL/PTJ4
I/O
HL Column address strobe / Port J
/CASHH/PTJ5
I/O
HH Column address strobe / Port J
DACK0/PTD5
I/O
DMA acknowledge / Port D
DACK1/PTD7
I/O
CAS2L/PTE6
I/O
2L Column address strobe / Port E
CAS2H/PTE3
I/O
2H Column address strobe / Port E
/RAS3U/PTE2
I/O
3U Row address strobe / Port E
/RAS2U/PTE1
I/O
2U Row address strobe / Port E
PTE0
I/O
Port E
/BACK
O
Bus acknowledge
/BREQ
I
Bus request
/WAIT
I
Hardware wait request
/RESETM
I
Manual reset
PTH5//ADTRG
I
Port H / Analog trigger
IOIS16/PTG7
I
Write protect / Port G
PTG6
I
PTG5
I
PTG4
I
Port G
PTG3
I
PTG2
I
VSS
-
Ground
PTG1
I
Port G
Vcc
-
Power supply +3.3V
PTG0
I
Port G
PTF7/PINT15
I
PTF6/PINT14
I
PTF5/PINT13
I
PTF4/PINT12
I
Port F / Port interruption
PTF3/PINT11
I
PTF2/PINT10
I
PTF1/PINT9
I
PTF0/PINT8
I
MD0
I
Mode control
Vcc(PLL1)
-
Power supply +3.3V
CAP1
-
Capacitor
Vss(PLL1)
-
Ground
Vss(PLL2)
-
Ground
CAP2
-
Capacitor
VCC(PLL2)
-
Power supply +3.3V
PTH6
I
Port H
Vss
-
Ground
Vss
-
Vcc
-
Power supply +3.3V
XTAL1
O
Crystal oscillator
EXTAL1
I
STATUS0/PTJ6
I/O
Processor status / Port J
STATUS1/PTJ7
I/O
TCLK/PTH7
I/O
Timer clock / Port H
/IRQOUT
O
Interrupt request output
Vss
-
Ground
CKIO
I/O
System clock input / output
Vcc
-
Power supply +3.3V
TXD0/SCPT0
O
Data transmission / SCI port
SCK0/SCPT1
I/O
Serial clock / SCI port
TXD1/SCPT2
O
Data transmission / SCI port
SCK1/SCPT3
I/O
Serial clock / SCI port
TXD2/SCPT4
O
Data transmission / SCI port
SCK2/SCPT5
I/O
Serial clock / SCI port
RTS2/SCPT6
I/O
Transmit request / SCI port
RXD0/SCPT0
I
Data reception / SCI port
RXD1/SCPT2
I
Vss
-
Ground
RXD2/SCPT4
I
Data reception / SCI port
Vcc
-
Power supply +3.3V
CTS2//IRQ5/SCPT7
I
Transmit request / Interrupt request / SCI port
PTC7/PINT7
I/O
PTC6/PINT6
I/O
Port C / Port interruption
PTC5/PINT5
I/O
PTC4/PINT4
I/O
Vss
-
Ground
/WAKEUP/PTD3
I/O
Standby mode Interrupt request output / port D
Vcc
-
Power supply +3.3V
PTD2//RESETOUT
I/O
Port D / Reset output
PTC3/PINT3
I/O
PTC2/PINT2
I/O
Port C / Port interruption
PTC1/PINT1
I/O
PTC0/PINT0
I/O
DRAK0/PTD1
I/O
DMA acknowledge / Port D
DRAK1/PTD0
I/O
/DREQ0/PTD4
I
DMA request / Port D
/DREQ1/PTD6
I
/RESETP
I
Power on reset
/CA
I
Chip active
MD3
I
MD4
I
Mode control
MD5
I
AVss
-
Analog ground
AN0/PTL0
I
AN1/PTL1
I
AN2/PTL2
I
Analog input / Port L
AN3/PTL3
I
AN4/PTL4
I
AN5/PTL5
I
AVcc
-
Analog power supply +3.3V
AN6/DA1/PTL6
I/O
Analog input / Analog output / Port L
AN7/DA0/PTL7
I/O
AVss
-
Analog ground
CVP-205/CVP-205M
DM: IC018
FUNCTION
24

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Clavinova cvp-103m

Table of Contents