Table 1-1. Vector Output I/O Module Specifications (cont.)
______________________________________________________________________________
DR CLK
START Setup Time .................. 20 ns minimum.
STOP Setup Time ................... 20 ns minimum.
ENABLE Setup Time ................. 15 ns minimum.
ENABLE Hold Time .................. 35 ns minimum.
Input Impedance:
DR CLK ................................. 40 kilohm minimum, 35 pF maximum.
TRISTATE- .............................. 40 kilohm minimum, 80 pF maximum.
WAIT ................................... 40 kilohm minimum, 50 pF maximum.
VECTOR OUTPUT I/O MODULE INPUT:
Input Impedance ............................ 50 kilohm minimum, 90 kilohm
Operating Voltage Range .................... -0.5V to +5.5V (all lines).
Input/Output Protection .................... +10V/-5V for one minute
Input Thresholds:
________________________________________________
|
|
|
TTL
|
|_________|__________|___________________________|
|
|
|
5.0V
|
|
|
|
2.6V
|
|
|
|
2.1V
|
|
|
|
1.0V
|
|
|
|
0.6V
|
|
|
|
0.0V
|
|_________|__________|___________________________|
CLOCK, START, STOP, and ENABLE Inputs:
Thresholds:
Logic LOW ......................... 0.8V maximum.
Logic HIGH ........................ 2.0V minimum.
Input Current .......................... 125 uA maximum.
Input/Output Protection ................ +10V/-5V for one minute
______________________________________________________________________________
*
Input capacitance includes the Y9100A-102 Card Edge Interface Module.
______________________________________________________________________________
|
CMOS
|
|
5.0V
| \
|
>- Guaranteed HIGH
3.4V
| <
|
>- HIGH or INVALID
2.9V
| <
|
>- Guaranteed INVALID
1.2V
| <
|
>- LOW or INVALID
0.8V
| <
|
>- Guaranteed LOW
0.0V
| /
1/Introduction and Specifications
typical; 100 pF maximum, 65 pF
typical.*
maximum, one line only (all
lines).
|
|
|
|
|
|
|
|
|
|
|
|
|
|
maximum, one line only.
1-3