Table of Contents
Advertisement
Quick Links
Download this manual
See also:
User Manual
Advertisement
Table of Contents
Related Manuals for Texas Instruments XIO2001
Summary of Contents for Texas Instruments XIO2001
- Page 1 XIO2001 Evaluation Module (EVM) User's Guide Literature Number: SCPU031 February 2009...
- Page 2 SCPU031 – February 2009 Submit Documentation Feedback...
-
Page 3: Table Of Contents
........................Read This First ......................About This Manual ....................How to Use This Manual ................Information About Cautions and Warnings ..............Related Documentation from Texas Instruments ..........................Overview ........................EVM Features ....................PCI Express Connector ......................PCI Add-In Slots ....................... -
Page 4: Read This First
SCPU031 – February 2009 XIO2001 Evaluation Module (EVM) Read This First About This Manual This manual describes the operation of the XIO2001 evaluation module (EVM) from Texas Instruments. How to Use This Manual This document contains the following sections: •... -
Page 5: Overview
100-Ω differential impedance (50-Ω single-ended) using standard routing guidelines and requirements . Power for the XIO2001 EVM and any PCI add-in card connected to the EVM is provided or derived from the standard voltages provided on the PCI Express connector. Power for the 3.3-V rail is provided directly from the add-in connector, 5-V and 12-V is provided from the IDE power connector, while regulators are present to derive 1.5-V for the XIO2001 and -12-V for the PCI connectors. -
Page 6: Eeprom Interface
Pin 9 on the J1 header is a global reset (GRST ) for the XIO2001. Driving this pin low will cause all registers and state machines within the XIO2001 to return to a default power-up state. This pin generally must remain disconnected. -
Page 7: Clock Run (Clkrun)
Pin 8 on header J1 is CLKREQ for the XIO2001. Driving this pin low will allow the REFCLK to stop when the XIO2001 is in PCI PM L1. The CLKREQ protocol as described in the PCI Express Base Specification and Express Card standard is supported. -
Page 8: Faq/Troubleshooting
As the x16 PCI express add-in slots are designed as a graphics expansion port, many only support a single interrupt (INTA ), as this is the only interrupt that will be required by a graphics card. The XIO2001 EVM supports all interrupts and balances interrupt loading by rotating the interrupts to each add-in slot as required by the PCI Local Bus Specification. - Page 9 Unsupported Request. Any transactions initiated on the secondary side of the bus that fall within this range will not be claimed by the bridge. The I/O window for the XIO2001 has a minimum size of 4 KBytes and is naturally 4K-aligned. Typically, most systems use only 16-bit addressing for I/O transactions, so the upper base and limit registers remain 0.
-
Page 10: Schematics
If 64-bit addressing is desired and the memory window for devices behind the XIO2001 resides all or in part in 64-bit memory space then the prefetchable base upper 32-bit register will combine with the prefetchable base register and the prefetchable limit upper 32-bit register will combine with the prefetchable limit register to create 64-bit base and limit registers. - Page 11 GNT4# Vaux GNT5# 10.0K 10.0K VREG_PD33 CLKREQ# 10.0K 10.0K PCI_3.3V RR0805 RR0805 RR0805 RR0805 JTAG_TMS JTAG_TRSTN PM3705 Connector JTAG_TCK JTAG_TDI TRSTN JTAG_TDO TM S Conn 2x5 shroud RR0805 2510-6002UB SCPU031 – February 2009 XIO2001 Evaluation Module (EVM) Submit Documentation Feedback...
- Page 12 SML-LXT0805Y W-TR LED0805 cc6032 cc6032 DVCC_3.3V 22uF 6.19K 10uF LED7 Y ellow 0.047uF 0.047uF TAJC226K016R RR0805 22uF 22uF cc0603 cc0603 cc6032 TAJC226K016R TAJC226K016R PCI_PME# RR0805 eprt-leds-00002-0000 SML-LXT0805Y W-TR LED0805 XIO2001 Evaluation Module (EVM) SCPU031 – February 2009 Submit Documentation Feedback...
- Page 13 Schematics www.ti.com SCPU031 – February 2009 XIO2001 Evaluation Module (EVM) Submit Documentation Feedback...
-
Page 14: Bill Of Materials
R26, R35 49.9 Panasonic ERJ2RKF49R9X RR0402 R28, R29 Panasonic ERJ2GE0R00X RR0402 14.3K Panasonic ERJ6ENF1432V RR0805 Panasonic ERJ6ENF2320V RR0805 R34,R36 Panasonic ERJ2GEJ3320X RR0402 Conn 2 × 5 shroud Panasonic ERJ2RKF1001V RR0402 XIO2001 Evaluation Module (EVM) SCPU031 – February 2009 Submit Documentation Feedback... - Page 15 Panasonic ERJ2RKF1003V RR0402 24LC08B Microchip 24LC08BIST TSSOP_8_122X177_ 26 TPS72615DCQ Texas Instruments TPS72615DCQ TO_263_6_DCQ LT1370 Linear Technology LT1370CR DDPAK_R_7 TPS63700 Texas Instruments TPS63700DRCT DRC_S_PVSON_N10 bga144ZAJ_0p5mm_ XIO2001_ZAJ Texas Instruments XIO2001ZAJ socket SCPU031 – February 2009 XIO2001 Evaluation Module (EVM) Submit Documentation Feedback...
-
Page 16: Important Notices
EVALUATION BOARD/KIT IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. - Page 17 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
- Page 18 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments XIO2001EVM...
Need help?
Do you have a question about the XIO2001 and is the answer not in the manual?
Questions and answers