Register Definitions; Control Register; Source Enable Registers - Quarch Technology Torridon HS Technical Manual

Register Definitions

Control Register

0x00 - Global Control
7
RESERVED
3
RESERVED
Name
HOT_SWAP
Bit 0 controls the hot-swap state and can be read and written to. All other bits will read as '0'.
When writing to the register the 7 upper bits should always be set to 0 (i.e. the only valid write
values are 0x00 and 0x01)

Source Enable Registers

Source Enable [0x04, 0x05, 0x06]
7
0
3
0
Name
Source Enable
Bits 4 and 0 of these registers controls the enable state of the sources and can be read and written
to. All other bits will read as '0'. When writing to the register the Remaining bits should always be
set to 0. Bit 4 relates to the higher of the two sources in the description.
Revision 1.0
Torridon HS Lite Drive Control Module - Technical Manual
6
RESERVED
2 1
RESERVED RESERVED
6 5
0 0
2 1
0 0
©Quarch Technology
5 4
RESERVED RESERVED
0
HOT_SWAP
Description
Setting this bit initiates a hot plug sequence, and
clearing it initiates a hot pull
4
Source Enable
0
Source Enable
Description
Changing this alters the enable state of the
source. All signals assigned to a disabled source
will be disconnected and will not change with
the HOT_SWAP state.
Page 24 of 28