HP E1563A User Manual page 129

Table of Contents

Advertisement

Sample Source/
Control Register
base + 3E
15
14
16
Write*
SW ARM
IMM
Read**
SW ARM
IMM
Sample Source/Control register bits defined:
bits 0-2
TTL_n
bit 3
IN/OUT
bit 4
EN_TTL
bit 5
INT Clock
bit 6
EXT
Timebase
bit 7
Soft
Sample
bit 8
POS_
NEG
bit 9
EX_
Sample
bit 12
ABORT
bit 13*
INIT
with 30 mS
delay
bit 15*
INIT IMM
If bit 12 and either bit 13 or 15 is set during the same write, an ABORT followed by an INIT is executed.
If bit 12 is "0", either bit 13 or 15 is set and the previous measurement completed, an ABORT followed
by an INIT is executed.
If bits 12, 13 and 15 are all "0", no action is initiated.
Appendix B
This register provides the bits that control the sample system.
13
12
11
10
SW ARM
ABORT
30 mS
delay
SW ARM
ABORT
30 mS
delay
*WRITE BITS (Sample Source Register) and
**READ BITS (Sample Control Register)
000 = TTLT0, 001 = TTLT1, 010 = TTLT2, ... , 011 = TTLT6, 111 = TTLT7.
TTLTn line is: 0 = IN, 1 = OUT.
1 = enable TTLTn, 0 = disable TTLTn
0 = disable sampling from internal clock source, 1 = sample from the internal
clock source.
0 = timebase is internal 10 MHz clock, 1 = timebase is external clock source
you must input on the "Time Base" pin on the front panel D-subminiature
connector.
software sample: 0 = IMMediate disabled, 1 = IMMediate enabled.
External sample slope: 0 = NEG, 1 = POS.
1 = EXTernal sample is an external source you must input on the "Sample"
pin on the front panel D-subminiature connector. 0 = EXTernal sample
disabled.
1 = aborts measurement and flushes all reading data in all memory. The bit
is set to "0" when the digitizer is initiated.
This bit will initiate measurements after a 30 mS delay when it is set to "1". It
is set to "0" when pre-trigger readings are complete.
This bit will initiate measurements immediately when it is set to "1". It is set to
"0" when pre-trigger readings are complete.
9
8
7
EX_
POS_
SOFT
EXT
Sample
NEG
SAMPLE
TIME-
BASE
EX_
POS_
SOFT
EXT
Sample
NEG
SAMPLE
TIME-
BASE
HP E1563A and E1564A Register-Based Programming 129
6
5
4
3
INT
EN_TTL IN/OUT
CLOCK
INT
EN_TTL IN/OUT
CLOCK
2
1
0
TTL_3
TTL_1
TTL_0
TTL_3
TTL_1
TTL_0

Advertisement

Table of Contents
loading

This manual is also suitable for:

E1564a

Table of Contents