Renesas M3A-HS25 User Manual page 47

Renesas cpu board user's manual
Table of Contents

Advertisement

1
H-UDI INTERFACE
A
[2,4]
PA7/TCLKB/SCK2/TCK
[2,4]
PA3/IRQ1/RXD1/TRST#
[2,4]
PA9/TCLKD/TXD2/TDO/POE8#
[2,4]
PA4/IRQ2/TXD1/TMS
[2,4]
PA8/TCLKC/RXD2/TDI
Power On Reset
VCC
B
Decoupling Caps
R33
R33
Ra
20KΩ
20KΩ
VCC
U3
U3
6
OUT
2
IN
CP9
CP9
5
Cd
0.1µF
0.1µF
M51957BFP
M51957BFP
Rb
R37
R37
10KΩ
10KΩ
Cd
User Port
H2
H2
H3
H3
H4
H4
1
1
1
PE9
PE9
PE11
PE11
PE12
PE12
C
H5
H5
H6
H6
H7
H7
1
1
1
PE13
PE13
PE14
PE14
PE15
PE15
PE9
[2,4]
PE9/TIOC3B
PE11
[2,4]
PE11/TIOC3D
PE12
[2,4]
PE12/TIOC4A
PE13
[2,4]
PE13/TIOC4B/MRES#
PE14
[2,4]
PE14/TIOC4C
PE15
[2,4]
PE15/TIOC4D/IRQOUT#
VCC
R45
R45
R46
R46
R47
R47
R48
R48
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
SW3
SW3
ON
ON
1
8
2
7
3
6
4
5
A6S-4104
A6S-4104
D
Ver. 1.0
Ver. 1.0
Ver. 1.0
1
2
VCC
R23
R23
R24
R24
R25
R25
R26
R26
R27
R27
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
VCC
J1
J1
11
UVCC
1
TCK
TRST#/RXD1/PA3
2
_TRST
3
TDO
E10A_ASEBRK#
4
_ASEBRAK
TMS/TXD1/PA4
5
TMS
6
TDI
7
_RES
R31
R31
100KΩ
100KΩ
7614-6002
7614-6002
R34
R34
4.7KΩ
4.7KΩ
U4A
U4A
U4B
U4B
[4]
J7_RES
1
2
3
4
74LVC14
74LVC14
74LVC14
74LVC14
R36
R36
100Ω
100Ω
C5
C5
SW2
SW2
0.1µF
0.1µF
B3SN-3012
B3SN-3012
RESET
td = 34ms[0.34*Cd(pF)usec]
Vs = 3.75V[1.25*((Ra+Rb)/Rb)]
SWITCH
VCC
R39
R39
R40
R40
R41
R41
R42
R42
330Ω
330Ω
330Ω
330Ω
330Ω
330Ω
330Ω
330Ω
LED2
LED2
LED3
LED3
LED4
LED4
LED5
LED5
PG1102W
PG1102W
PG1102W
PG1102W
PG1102W
PG1102W
PG1102W
PG1102W
GREEN
GREEN
GREEN
GREEN
DIP
Switch
1
PB1
2
PB1/TIC5W [2,4]
PB2
3
PB2/IRQ0/POE0#
[2,4]
PB3
PB3/IRQ1/POE1#/TIC5V
[2,4]
PB5
PB5/IRQ3/TIC5U
[2,4]
2
3
SERIAL CONNECTOR(COM)
[2,4]
PE2/TIOC0C/TXD0
VCC
R29
R29
8
NC
4.7KΩ
4.7KΩ
9
ASEMD0# [2]
GND
10
GND
12
[2,4]
PE1/TIOC0B/RXD0
GND
13
GND
14
GND
VCC
R35
R35
4.7KΩ
4.7KΩ
1
POWER SUPPLY
4
RES#
[2,4]
2
U5
U5
TC7S08
TC7S08
Decoupling Caps
VCC
7S08
CP10
CP10
0.1µF
0.1µF
R43
R43
R44
R44
330Ω
330Ω
330Ω
330Ω
LED6
LED6
LED7
LED7
PG1102W
PG1102W
PG1102W
PG1102W
GREEN
GREEN
1-2 ASEBRK#/ASEBRKAK# :E10A
2-3 FWE :DIP-Switch
VCC
JP2
JP2
E10A_ASEBRK#
1
2
R49
R49
R50
R50
R51
R51
3
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
4.7KΩ
SW4
SW4
A2-3PA-2.54DSA
A2-3PA-2.54DSA
ON
ON
6
5
4
A6S-3101
A6S-3101
RENESAS SOLUTIONS CORPORATION
RENESAS SOLUTIONS CORPORATION
RENESAS SOLUTIONS CORPORATION
DRAWN
DRAWN
DRAWN
SCALE
SCALE
SCALE
06-07-21
06-07-21
06-07-21
DATE
DATE
DATE
3
4
VCC
R28
R28
JP3
JP3
4.7KΩ
4.7KΩ
U2
U2
1
2
TMS/TXD1/PA4
1
3
C1+
A2-3PA-2.54DSA
A2-3PA-2.54DSA
C1
C1
VCC
0.1µF
0.1µF
3
C1-
4
C2+
C3
C3
0.1µF
0.1µF
5
C2-
R30
R30
4.7KΩ
4.7KΩ
JP4
JP4
12
R1OUT
11
1
T1IN
9
2
R2OUT
TRST#/RXD1/PA3
10
3
T2IN
A2-3PA-2.54DSA
A2-3PA-2.54DSA
SP3232E
SP3232E
R32
R32
0Ω
0Ω
JP3,JP4
1-2 COM:SCI0
2-3 COM:SCI1
1-2 Power On
2-3 Power Off
VCC
Power
Switch
J3
J3
S2B-XH-A
S2B-XH-A
SW1
SW1
1
2
1
3
2
MS-12AAH1
MS-12AAH1
CE5
CE5
+
+
Power
D1
D1
10µF
10µF
6.8V
6.8V
Connector
SW4-1
SW4-2
FWE/ASEBRK#/ASEBRKAK#
[2]
(FWE)
(MD1)
ON
ON
H8
H8
OFF
FWE_DIP [4]
MD1
[2,4]
OFF
ON
1
TP
TP
OFF
Note: JP2= "2-3"
CHECKED
CHECKED
CHECKED
DESIGNED
DESIGNED
DESIGNED
APPROVED
APPROVED
APPROVED
4
5
VCC
UART connector
mount hole = GND
2
V+
C2
C2
0.1µF
0.1µF
6
V-
J2
J2
C4
C4
0.1µF
0.1µF
5
9
4
13
8
R1IN
14
3
T1OUT
8
7
R2IN
7
2
T2OUT
6
1
R1IN, R2IN, Internal
Pull-down
XM2C-0912-112
XM2C-0912-112
VCC
Decoupling Caps
+
+
for SP3232E
CP8
CP8
CE3
CE3
0.1µF
0.1µF
4.7µF
4.7µF
POWER LED
EXTERNAL POWER
VCC
VCC_EX
J4
J4
1
2
+
+
R38
R38
A2-2PA-2.54DSA
A2-2PA-2.54DSA
CE4
CE4
1KΩ
1KΩ
10µF
10µF
LED1
LED1
CE6
CE6
UB1111C
UB1111C
+
+
BLUE
10µF
10µF
VCC_EX
VCC
VCC_CPU
JP1
JP1
1
2
3
A2-3PA-2.54DSA
A2-3PA-2.54DSA
1-2 Fixed VCC
2-3 External VCC
CPU Operating Mode
DO NOT USE
Single chip mode
Boot mode
User Programming mode
M3A-HS25
M3A-HS25
M3A-HS25
H-UDI/RESET/UART/POWER
H-UDI/RESET/UART/POWER
H-UDI/RESET/UART/POWER
(
(
(
3
3
3
DK30526
DK30526
DK30526
5
A
B
C
D
/
/
/
5
5
5
)
)
)

Advertisement

Table of Contents
loading

Table of Contents