JHCTech FEBC-3150 User Manual page 39

Aluminum chassis , fan less design, intel core 4th gen i3/i5/i7 processor, 2xddr3l 1600 sodimm, max 16gb, 3xmini pcie support 3g/lte/wifi/bt/gps/can, dvi-i/hdmi/vga display, 4xcom/8bit dio/4xusb/audio, 4xintel i210-it power over ethernet, 1xmsata and 2x2.
Table of Contents

Advertisement

Watchdog PME Control Register ‐ base address + 0Ah
Bit
Name
7
WDT_PME
6
WDT_PME_EN
5‐1
Reserved
0
WDOUT_EN
R/W
Default
The PME Status
‐‐
R
This bit will set when WDT_PME_EN is set and the
watchdog timer is 1 unit before time out (of time out)
0 : Disable Watchdog PME.
R/W
0
1 : Enable Watchdog PME
‐‐
‐‐
Reserved
0 : disable Watchdog time out output via WDTRST#
R/W
0
1 : enable Watchdog time out output via WDTRST#
Table 5.5
32
User's Manual
Description

Advertisement

Table of Contents
loading

Related Products for JHCTech FEBC-3150

This manual is also suitable for:

Ivc-3150

Table of Contents