Advertisement
PWRD WN
SDI0 = L, R
SDI1 = LS, RS
SDI2 = C, SUB
SD0
SD2
+3.3V
LRCK
BICK
C6
POWER_ON_RST
100NF
Y5V
SDA
SCL
+3.3V
R1
1M
0000-0805
Y1
L15
600 ohm@100mhz
1
2
XTO
EIA0805
24.576 MHz
C12
C13
18PF
18PF
NPO
NPO
C3
+3.3V
2.2UF
6.3VDC
C4
100NF
Y5V
U1
1
33
SDI_1/SDATA_OUT
SLEFT_B
2
32
SD I_2/SDATA_IN
VD D_4
3
31
LRCKI/SYNC
GN D_4
4
30
BCKI/BIT_CLK
LEFT_A
5
29
VD D_1
LEFT_B
6
28
GN D_1
RIGH T_A
7
27
RESET
RIGH T_B
8
26
AC97_MODE
VD D_3
9
25
SDA
GN D_3
10
24
SCL
SRIGH T_A
11
23
SA
SRIGH T_B
DDX4100A
+3.3V
+
C8
C9
22UF
100NF
6.3VDC
Y5V
EAPD1
CENTERA
CENTERB
+3.3V
C5
LEFTA
100NF
LEFTB
Y5V
RIGHTA
RIGHTB
+3.3V
C7
100NF
Y5V
LF E_A
LF E_B
L1
100NH
1
2
+3.3V
EIA0805
C10
C11
100NF
100NF
Y5V
Y5V
Title
5.1 CHANN EL SCHEMATIC FR ONT, CEN TER, SUB PROCESSING
Size
Doc ument Number
B
150-0000-001
D ate:
Friday , February 15, 2002
Sheet
3
Rev
A
of
8
Advertisement
