Sony XP-ZR810 Service Manual page 35

Table of Contents

Advertisement

• IC601 CXD3048R RF AMP, DSP, DIGITAL SERVO PROCESSOR, D-RAM CONTROLLER (MAIN Board)
Pin No.
Pin Name
1
XRAS
2
XWE
3 to 6
D1, D0, D3, D2
7
DCLK
8
DCKE
9
XCAS
10
WFCK/DQM
11 to 13
A9 to A7
14
DVSS
15 to 17
A6 to A4
18
XRDE
19
VDD0
20
CLOK
21
SDTO
22
SENS
23
XLAT
24
XSOE
25
SYSM
26
WDCK
27
SCOR
28
XRST
29
PWMI
30
XQOK
31
XWRE
32
R8M
33
VSS0
34
SQCK
35
SCLK
36
SQSO
37
XEMP
38
XWIH
39
SBSO
40
EXCL
41
XTSL
42
HVSS
43
HPL
44
HPR
45
HPVDD
46
XVDD
47
XTAI
48
XTAO
49
XVSS
50
AVDD1
51
AOUT1
52
VREFL
53, 54
AVSS1, AVSS2
55
VREFR
56
AOUT2
57
AVDD2
58
TES1
I/O
O
Low address strobe signal output to the D-RAM
O
Data input enable signal output to the D-RAM
I/O
Two-way data bus with the D-RAM
O
Not used (open)
O
Not used (open)
O
Column address strobe signal output to the D-RAM
O
Not used (open)
O
Address signal output to the D-RAM
Ground terminal
O
Address signal output to the D-RAM
I
D-RAM read enable signal input
Power supply terminal
I
Serial data transfer clock input from the TMP91CY28FG
I
Serial data input from the TMP91CY28FG
O
Serial data output to the TMP91CY28FG
I
Serial data latch pulse signal input from the TMP91CY28FG
I
Serial data output enable signal input from the TMP91CY28FG
I
Analog muting on/off control signal input from the TMP91CY28FG "H": muting on
O
Not used (open)
O
Subcode sync (S0+S1) detection signal output to the TMP91CY28FG
I
Reset signal input from the TMP91CY28FG "L": reset
I
Not used (connected to the ground)
I
Not used (fixed at "L")
I
Not used (fixed at "L")
O
System clock output to the TMP91CY28FG
Ground terminal
I
SQSO readout clock input (not used (fixed at "H"))
I
SENS serial data read clock input (not used (fixed at "H"))
O
Not used (open)
O
Not used (open)
O
Not used (open)
O
Not used (open)
I
SBSO readout clock input (not used (fixed at "L"))
I
Input terminal for the system clock frequency setting (fixed at "L")
Ground terminal
O
Not used (open)
O
Not used (open)
Power supply terminal
Power supply terminal
I
System clock input (16.934 MHz)
O
System clock output (16.934 MHz)
Ground terminal
Power supply terminal
O
L-ch analog audio signal output
O
L-ch reference voltage output
Ground terminal
O
R-ch reference voltage output
O
R-ch analog audio signal output
Power supply terminal
I
Input terminal for the test (fixed at "L")
Description
XP-ZR810
35

Advertisement

Table of Contents
loading

Table of Contents