Texas Instruments MSP430FG461x series Manual page 57

www.ti.com
6.9.8 Universal Serial Communication Interface (USCI)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols like SPI (3-pin or 4-pin), I
UART, enhanced UART with automatic baudrate detection, and IrDA.
The USCI_A0 module provides support for SPI (3-pin or 4-pin), UART, enhanced UART and IrDA.
The USCI_B0 module provides support for SPI (3-pin or 4-pin) and I
6.9.9 USART1
The hardware universal synchronous/asynchronous receive transmit (USART) peripheral module is used
for serial data communication. The USART supports synchronous SPI (3-pin or 4-pin) and asynchronous
UART communication protocols, using double-buffered transmit and receive channels.
6.9.10 Hardware Multiplier
The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16,
16×8, 8×16, and 8×8 bit operations. The module supports signed and unsigned multiplication as well as
signed and unsigned multiply-and-accumulate operations. The result of an operation can be accessed
immediately after the operands have been loaded into the peripheral registers. No additional clock cycles
are required.
6.9.11 Timer_A3
Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the
capture/compare registers.
INPUT PIN NUMBER
DEVICE INPUT
SIGNAL
PZ/ZQW
82/B9 - P1.5 TACLK
SMCLK
82/B9 - P1.5 TACLK
87/A7 - P1.0
86/E7 - P1.1
85/D7 - P1.2
CAOUT (internal)
79/A10 - P2.0
ACLK (internal)
Copyright © 2006–2015, Texas Instruments Incorporated
Product Folder Links:
MSP430FG4619, MSP430FG4618, MSP430FG4617, MSP430FG4616
MSP430CG4619, MSP430CG4618, MSP430CG4617, MSP430CG4616
Table 6-6. Timer_A3 Signal Connections
MODULE INPUT
NAME
TACLK
ACLK ACLK
SMCLK
INCLK
TA0 CCI0A
TA0 CCI0B
DV GND
SS
DV V
CC CC
TA1 CCI1A
CCI1B
DV GND
SS
DV V
CC CC
TA2 CCI2A
CCI2B
DV GND
SS
DV V
CC CC
Submit Documentation Feedback
MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619
MSP430CG4618 MSP430CG4617 MSP430CG4616
SLAS508J – APRIL 2006 – REVISED JUNE 2015
2
C, and asynchronous communication protocols like
2
C.
MODULE OUT
MODULE BLOCK
SIGNAL
Timer NA
CCR0 TA0
CCR1 TA1
CCR2 TA2
OUTPUT PIN
NUMBER
PZ/ZQW
87/A7 - P1.0
85/D7 - P1.2
ADC12 (internal)
79/A10 - P2.0
Detailed Description 57