Texas Instruments MSP430F6747 Manual
Hide thumbs Also See for MSP430F6747:

Advertisement

Quick Links

www.ti.com
Errata
MSP430F6747 Microcontroller
This document describes the known exceptions to the functional specifications (advisories).
1 Functional Advisories............................................................................................................................................................
2 Preprogrammed Software Advisories..................................................................................................................................
3 Debug Only Advisories..........................................................................................................................................................
4 Fixed by Compiler Advisories...............................................................................................................................................
5 Nomenclature, Package Symbolization, and Revision Identification................................................................................
Nomenclature.........................................................................................................................................................4
Markings..............................................................................................................................................................4
5.3 Memory-Mapped Hardware Revision (TLV Structure).......................................................................................................
Descriptions............................................................................................................................................................6
7 Revision History...................................................................................................................................................................
SLAZ486AD - DECEMBER 2012 - REVISED MAY 2021
Submit Document Feedback
ABSTRACT

Table of Contents

Copyright © 2021 Texas Instruments Incorporated
Table of Contents
26
MSP430F6747 Microcontroller
2
2
3
3
4
5
1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MSP430F6747 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments MSP430F6747

  • Page 1: Table Of Contents

    5 Nomenclature, Package Symbolization, and Revision Identification................5.1 Device Nomenclature.................................4 5.2 Package Markings................................4 5.3 Memory-Mapped Hardware Revision (TLV Structure)....................... 6 Advisory Descriptions................................6 7 Revision History................................... SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 2: Functional Advisories

    2 Preprogrammed Software Advisories Advisories that affect factory-programmed software. ✓ The check mark indicates that the issue is present in the specified revision. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 3: Debug Only Advisories

    Options: Check -msilicon-errata= and -msilicon-errata-warn= options • MSP430 GCC User's Guide IAR Embedded Workbench • IAR workarounds for msp430 hardware issues SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 4: Nomenclature, Package Symbolization, And Revision Identification

    XMS – Experimental device that is not necessarily representative of the final device's electrical specifications MSP – Fully qualified production device Support tool naming prefixes: X: Development-support product that has not yet completed Texas Instruments internal qualification testing. null: Fully-qualified development-support product. XMS devices and X development-support tools are shipped against the following disclaimer: "Developmental product is intended for internal evaluation purposes."...
  • Page 5: Memory-Mapped Hardware Revision (Tlv Structure)

    Further guidance on how to locate the TLV structure and read out the HW_ID can be found in the device User's Guide. SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 6: Advisory Descriptions

    Category Functional Function ADC stops operating if ADC clock source is changed from SMCLK to another source while SMCLKOFF = 1. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 7 Scenario 1: When the AUXPMM is configured for hardware- or software-controlled switching and the module switches from DVCC to AUXVCC2, latch-up current can SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 8 2. Do not use LOCKLPM5 bit (LPMx.5) if the BSL is used but cannot be upgraded. BSL Module BSL14 Category Software in ROM MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 9 User is required to add the compiler TI MSP430 Compiler Tools (Code v4.0.x or later or assembler flag option below. -- Composer Studio) silicon_errata=CPU21 SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 10 The state storage window displays an incorrect sequence of instructions when: 1. Conditional jump instructions are used to form a software loop MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 11 PC as destination register or the data section. Refer to the table below for compiler-specific fix implementation information. SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 12 For instance, instead of using: POPM.W #5,R13 Use: POPM.W #4,R12 POP.W R13 Refer to the table below for compiler-specific fix implementation information. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 13 3. Use word access for accessing the DMA address registers. Note that this limits the values that can be written to the address registers to 16-bit values (lower 64K of Flash). DMA Module DMA7 SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 14 DMA access to the MPY module. EEM Module EEM17 Category Debug Function Wrong Breakpoint halt after executing Flash Erase/Write instructions MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 15 EEMs data watch point, state storage, and breakpoint functionality. Workaround None. Note This erratum affects debug mode only. JTAG Module JTAG26 Category Debug Function LPMx.5 Debug Support Limitations SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 16 LPMx.5 debug support feature is enabled. To avoid a potentially unreliable debug session or general issues with JTAG device connectivity and the resulting bad customer experience Texas Instruments has chosen to remove the LPMx.5 debug support feature from common MSP430 IDEs including TIs Code Composer Studio 6.1.0 with msp430.emu updated to version 6.1.0.7 and IARs Embedded Workbench...
  • Page 17 LPM3 or LPM4. If the increased frequency prevents the proper function of an affected module, wait 32, 48, 80 SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 18 - The SVSL module is configured for a fast wake-up or when the SVSL/SVML module is turned off. The affected SVSMLCTL register settings are shaded in the following table. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 19 { // Next Check SVSH/SVMH settings to see if settings are affected by PMM15 if ((SVSMHCTL & SVSHE) && (!(SVSMHCTL & SVSHFP))) if ( (!(SVSMHCTL & SVSHMD)) || ((SVSMHCTL & SVSHMD) && SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 20 This is achieved if the SVSL or the SVML is configured in "Normal" performance mode (not disabled and not in "Full" Performance Mode). MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 21 LPM3.5 or LPM4.5, it is possible that the interrupt is lost. Hence this interrupt will not trigger a wakeup from LPMx.5. SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 22 Vcc does not fall below the brownout threshold. This causes the device to undergo a reset. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 23 UCSCLLOW is set for at least three USCI bit clock cycles i.e. 3 x t BitClock SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 24 Workaround Use clock phase mode UCCKPH = 0 for MSP SPI slave if allowed by the application. MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 25 UCxSTE transitioning to the master-inactive state, the data must be rewritten into UCxTXBUF to be transferred when UCxSTE transitions back to the master-active state. SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 MSP430F6747 Microcontroller Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 26: Revision History

    Page • Changed the document format and structure; updated the numbering format for tables, figures, and cross references throughout the document........................6 MSP430F6747 Microcontroller SLAZ486AD – DECEMBER 2012 – REVISED MAY 2021 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated...
  • Page 27 TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated...

Table of Contents