Yamaha RX-V2065 Service Manual page 82

Hide thumbs Also See for RX-V2065:
Table of Contents

Advertisement

RX-V2065/HTR-6295
Function
Pin
Port Name
No.
(P.C.B.)
1
TXD4
SCPU_MOSI
CLK4
2
SCPU_SCK
P95/ANEX0/CLK4
P94
3
P94/DA1/TB4in/
SCPU_CTS
CTS4/RTS4/SS4
DA0
4
P93/DA0/TB3in/
AMP_LMT
CTS3/RTS3/SS3
TXD3
P92/TB2in/TXD3/
XM_MOSI
SDA3/SRXD3/
5
OUTC20/IEout/
ISTXD2
P92
TB2in
RDS_RDY
RXD3
P91/TB1in/RXD3/
XM_MISO
SCL3/STXD3/IEin/
6
ISRXD2
P91
RXD3
RDS_MISO
P90
XM_LINK
P90/TB0in/CLK3
7
P90
CLK3
RDS_SCK
INT8
8
IPD_DET
P146/INT8
P145
9
DIR_N_INT
P145/INT7
P144
10
DSP_N_INT
P144/INT6
P143
XM_N_RST
P143/INPC17/
11
OUTC17
P143
P143
RDS_N_RST
P142
P142/INPC16/
XM_REV
12
OUTC16
P142
P141
13
P141/INPC15/
DIR_N_CS
OUTC15
P140
14
P140/INPC14/
DSP_N_RST
OUTC14
BYTE
15
BYTE
BYTE
CNVss
16
CNVss
CNVss
P87
17
DSP_N_CS
P87/Xcin
P86
18
DAC_N_CS
P86/Xcout
82
I/O
Name
SO
O
O
O
SO
O
O
O
SI
I
I
O
DA
I
I
I
SO
O
O
O
O
O
O
O
TMR
O
O
O
SI
O
O
O
O
O
O
O
SI
O
O
O
I
I
O
O
O
O
O
O
SO
O
O
O
IRQ
IRQ
IRQ
IRQ
IRQ
I
O
O
IRQ
I
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
O
O
O
O
O
O
CS
O
O
O
O
O
O
O
MCU MCU MCU MCU [MCU]
MCU MCU MCU MCU [MCU]
CS
O
O
O
CS
O
O
O
[O]
Synchronous data output for SubCPU
[O]
Synchronous clock output for SubCPU
[O]
Input for transmission control for SubCPU (clear to send)
[I]
Limiter control output
O
Asynchronous data output for XM
O
O
RDS READY input
O
Asynchronous data input for XM
[O]
[O]
Synchronous data input for RDS
[O]
XM LINK detection
[O]
Synchronous clock output for RDS IC
[O]
Low level should stand by
iPod detection
[O]
Restriction of port: INT is high edge or low edge only
When inserting an iPod into the DOCK H –> L
DIR interrupt
[O]
Restriction of port: INT is high edge or low edge only
DA70Y interrupt
[O]
Restriction of port: INT is high edge or low edge only
O
XM reset
O
O
RDS reset
XM antenna revision detection
[O]
H: An compatibility antenna
[O]
[O]
DIR chip select
[O]
DA70Y reset
Switch of width of data bus input
When set to single chip mode: L (16 bit)
Processor mode select
Low: Single chip mode
High: To Flash included boot mode
To boot mode with hardware resetting of P50=H, P55=L, CNVss=H,
and a standard serial.
Input/output mode
[O]
DA70Y chip select
[O]
DAC chip select
Detail of Function
(U model)
(C, R, T, K, A, L models)
(U model)
(C, R, T, K, A, L models)
(B, G, E, F model)
(U model)
(C, R, T, K, A, L models)
(B, G, E, F model)
(U model)
(C, R, T, K, A, L models)
(B, G, E, F model)
(U model)
(C, R, T, K, A, B, G, E, F, L models)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Htr-6295

Table of Contents