Sony HCD-G101 Service Manual page 21

Table of Contents

Advertisement

5-3. IC BLOCK DIAGRAMS
— CD SECTION —
IC01 CXA1782BQ
36
35
34
33
32
+
+
+
+
LEVELS
APC
+
RF IV AMP1
RF IV AMP2
FE BIAS
37
TTL
+
IIL
F
38
F IV AMP
E
39
FZC COMP
+
E IV AMP
EI
40
TE AMP
VEE
41
TEO
42
LPFI
43
TEI
44
DFCT
ATSC
45
• WINDOW COMP
ATSC
TZC
46
TDFCT
47
DFCT
VC
48
1
2
3
31
30
29
28
+
+
+
+
+
MIRR
DFCT
• IIL DATA RESISTOR
• INPUT SHIFT RESISTOR
• ADDRESS DECODER
• OUTPUT DECODER
TOG1-3
FS1-4
TG1-2
TM1-7
PS1-4
BAL1-3
+
+
• TRACKING
• PHASE
HPF COMP
LPF COMP
COMPENSATION
TM6
TG1
TM5
+
TM4
• FCS PHASE
TZC COMP
COMPENSATION
TM3
FS1
TM1
TM7
FS2
FS4
4
5
6
7
8
9
10
— 25 —
IC02 TC9173P
GND
1
DRIVER
27
26
25
MUTE
2
CONTROL
3
XRST
4
5
T.T(M)
POSI.1
6
7
POSI.2
IIL
24 SENS
T.T.SW
8
TTL
23 C. OUT
22 XRST
IC03 BA5941FP
TTL
21 DATA
20 XLT
IIL
28
27
26
25
19 CLK
18 VCC
+
• ISET
17 ISET
Vcc
16 SL 0
15 SL M
1
2
3
4
14 SL P
TM2
13
TA O
11
12
16
VDD
SERIAL I/O
15
STB
CONTROL
C
T
14
CLOK
LATCH
13
DATA I
12
DATA 0
DRIVER
11
LOADING
M-
LATCH
LATCH
10
LOADING
M+
9
SENSOR
24
23
22
21
20
19
18
17
NC
+
Vcc
+ –
LEVEL SHIFT
+
LEVEL SHIFT
+
+ –
MUTE
Vcc
5
6
7
8
9
10
11
12
— 26 —
16
15
+ –
LEVEL SHIFT
LEVEL SHIFT
+
+ –
13
14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents