Pioneer PDP-5000EX Service Manual page 190

Hide thumbs Also See for PDP-5000EX:
Table of Contents

Advertisement

1
Pin Function
A
No.
F484
Pin Name
346 L6
DCLK
347 M6
GND*
348 N6
MONITOR[3]
349 P6
RCR1_I[3]
350 R6
GY1_I[0]
351 T6
GND*
352 U6
VCCD_PLL1
353 U7
VCCA_PLL1
B
354 U8
GND*
355 U9
BCB1_O[3]
356 U10
GND*
357 U11
GND+
358 U12
GND+
359 U13
BCBA_O[7]
360 U14
GND*
361 U15
GYA_O[6]
362 U16
VCCA_PLL4
363 U17
VCCD_PLL4
C
364 T17
GNDD_PLL4
365 R17
GYB_O[2]
366 P17
RCRB_O[5]
367 N17
MSEL1
368 M17
MSEL0
369 L17
NC
370 K17
NC
371 J17
GND*
372 H17
GND*
373 G17
GND*
D
374 F17
VCCD_PLL2
375 F16
VCCA_PLL2
376 F15
GND*
377 F14
RCR2_I[2]
378 F13
RCR2_I[4]
379 F12
RCR2_I[6]
380 F11
BCB3_I[4]
381 F10
GY3_I[0]
382 F9
GND*
383 F8
GND*
E
384 F7
GNDA_PLL3
385 G7
GND*
386 H7
GND*
387 J7
VCCIO2
388 K7
GND
389 L7
NC
390 M7
NC
391 N7
GND
392 P7
VCCIO1
393 R7
GND*
F
394 T7
GND*
395 T8
GND*
190
1
2
I/O
Configuration
N.C.
O
TEST_3 (probe land)
I
from Triton side B output RCRB_O3
I
from Triton side B output GYB_O0
N.C.
V+1_2_D_FPGA1_PLL
V+1_2_D_FPGA1_PLL
N.C.
O
to Triton IN2 BCB2_I3
N.C.
Connect to GND
Connect to GND
O
to Carrera SBAI (7)
N.C.
O
to Carrera SGAI (6)
V+1_2_D_FPGA1_PLL
V+1_2_D_FPGA1_PLL
Connect to GND
O
to Carrera SGAI (2)
O
to Carrera SRAI (5)
Configuration
Configuration
N.C.
N.C.
N.C.
N.C.
N.C.
V+1_2_D_FPGA1_PLL
V+1_2_D_FPGA1_PLL
N.C.
I
from HDMI Q18/R2
I
from HDMI Q20/R4
I
from HDMI Q22/R6
I
from AD BLUE (4)
I
from AD GREEN (0)
N.C.
N.C.
Connect to GND
N.C.
N.C.
V+3_3V_D_FPGA1
Connect to GND
N.C.
N.C.
Connect to GND
V+3_3V_D_FPGA1
N.C.
N.C.
N.C.
PDP-5000EX
2
3
Pin Function
3
4
4

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents