Copyright Notice All Rights Reserved. The information in this document is subject to change without prior notice in order to improve the reliability, design and function. It does not represent a commitment on the part of the manufacturer. Under no circumstances will the manufacturer be liable for any direct, indirect, special, incidental, or consequential damages arising from the use or inability to use the product or documentation, even if advised of the possibility of such damages.
Replacing the Lithium Battery Incorrect replacement of the lithium battery may lead to a risk of explosion. The lithium battery must be replaced with an identical battery or a battery type recommended by the manufacturer. Do not throw lithium batteries into the trashcan. It must be disposed of in accordance with local regulations concerning special waste.
Page 7
Index This page is intentionally left blank. - iii -...
1.2 Ordering Information Mini-ITX Intel Atom™ N270 1.6GHz slim type industrial ITX-i2705 motherboard ITX-i2705D ITX-i2705 with onboard soldered 4GB NANDrive Cable Kit 1 x IDE Cable 1 x USB Cable 1 x LPT Cable 1 x TV-out Cable 1 x KB & MS Y-Cable...
Installation 2.1 Block Diagram Intel® Atom N270 533MHz Analog R.G.B. Mobile SDVO Dual-Channel Onboard 1GB Single Channel DDRII SDVO to LVDS 18/24-bit Intel® (Max.) transmitter 400/533MHz LVDS CH7308 945GSE TV-Out TV-Out 6 x USB ports Serial ATA I/F 6 x USB 2 x SATA Intel®...
Installation 2.3 Jumpers Jumper Settings The illustrations below show how to set up jumpers. The jumper is “short” (closed) when the jumper cap is placed on pins. If not, that means the jumper is “open”. Pin short Pin 1-2 short Pin open Pin 2-3 short (closed)
Installation J6: COM2 Pin-1 Signal Selection Use J6 jumper to set the Pin-1 signal of COM2 to DSR# or RI#. Connector type: 2.00 mm pitch 1x3-pin headers Signal Set to DSR# short (Default) Set to RI# short JRS3~4: COM3/ COM4 RS-232/422/485 Selection The onboard COM3 and COM4 ports can be configured to operate in RS- 232, RS-422 or RS-485 mode.
Installation J2, J3: COM3 RS-232/422/485 Selection Pin signal setting for COM3. Connector type: 2.00 mm pitch 2x3- pin headers Description Sets Pin-1 to DSR# 1-3 short (Default) 3-5 short Sets Pin-1 to TX+ Sets Pin-2 to DCD 2-4 short (Default) 4-6 short Sets Pin-2 to TX- Description Sets Pin-7 to CTS#...
Installation J4, J5: COM4 RS-232/422/485 Selection Pin signal setting for COM4. Connector type: 2.00 mm pitch 2x3-pin headers Description Sets Pin-1 to DSR# 1-3 short (Default) 3-5 short Sets Pin-1 to TX+ Sets Pin-2 to DCD 2-4 short (Default) 4-6 short Sets Pin-2 to TX- Description Sets Pin-7 to CTS# 1-3 short...
Installation JV1: COM1 Port Power Support Sets the voltage flow level for the Pin-1 of COM1 port. Connector type: 2.00mm pitch 1x3-pin headers. Description pin-1 voltage flow at short +5V (Default) pin-1 voltage flow at short +12V JTM3: RS-422/485 Select Use this jumper to select RS-422 or RS-485 mode for COM3 or COM4.
Installation JV5: COM5/ COM6 Port Power Support Sets the voltage flow level for COM5 and COM6. Connector type: 2.00 mm pitch 2x3-pin headers COM5: Description Sets Pin-10 to +5V 1-3 short (Default) 3-5 short Sets Pin-10 to +12V COM6: Description Sets Pin-20 to +5V 2-4 short (Default)
Installation JTS1: 4-wire/ 5-wire Touch Screen Selection Use this jumper to select 5-wire or JTS1 4-wire for the touch screen. Connector type: 2.54mm pitch 1x3-pin headers. Setup 5-wire short (Default) 4-wire short JNAND1: NAND Drive Mode Selection Configures the NAND mode in Master or Slave. The default is “short”...
Installation JBAT1: Clear CMOS Setting If the board refuses to boot due to inappropriate CMOS settings here JBAT1 is how to proceed to clear (reset) the CMOS to its default values. Connector type: 2.54 mm pitch 1x3-pin headers Mode Keep CMOS 1-2 short data (Default) Clear CMOS...
Installation SMBUS1: External SMBUS Connector Connector type: 2.00mm pitch 1x3 box wafer connector. Description SMBUS1 SMB_Data SMB_Clock SMB_Alert# JFRT1: Switches and Indicators Once connected with case-mounted buttons, these connectors will act as LED indicators for computer status as well as switches to change computer JFRT1 activities.
Installation FAN1: CPU Fan Connector FAN1 is 3-pin headers for the system fan. The fan must be a +12V fan. Description FAN1 +12V FAN_Detect 4W_T3: 4-Wire Touch Screen FPC Connector Connector type: 4-pin 1.0mm FPC connector Description 4W_T3 - 18 - - 18 -...
Installation 4W_T2: 4-Wire Touch Screen Connector Connector type: 2.54mm pitch 1x4-pin 4W_T2 headers Description LVDS1: LVDS Connector The LVDS connector supports 24-bit LVDS. LVDS1 You may use the JVLCD1 jumper to configure the VDD voltage circuit at +5V or +3.3V. Connector type: DF-13-30DP-1.25V Description Pin Description...
Installation TV1: TV-out Connector The TV out connector is for output to a television. LVDS1 Connector type: 2.00mm pitch 1x6-pin box wafer connector Composite Video CVBS Unused Unused S-Video Unused Luminance Chrominance SATA1: Serial ATA Connectors SATA1 The board features two SATA connectors, LVDS1 second generation SATA drives transfer data at speeds as high as 150MB/s, twice...
Installation USB3: USB Connector LVDS1 This board supports one pin-header USB3 USB3 that can connect up to six high- speed (Data transfers at 480Mb/s), full- speed (Data transfers at 12Mb/s) or low-speed (Data transfers at 1.5Mb/s) USB devices. Connector type: 2.00mm 2x5-pin headers Description Description USBD-...
Installation DIO1: Digital I/O Connector LVDS1 DIO1 is a 8-bit DIO connector that supports programmable Input and Output. DIO1 The default I/O address is 2Eh/ 2Fh. Connector type: 2.00 mm pitch 2x5-pin headers. Desc. Desc. DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 DIO7 DIO8...
Installation AC1: HD AUDIO daughterboard Connector The onboard audio connector can connect to an optional audio kit through an onboard audio connector. The codec on the optional audio kit is connected to the ALC888 audio controller through the High Definition audio interface. Connector type: 2.00mm pitch 1x9 box wafer connector.
Installation SPDIF1: Digital Audio Output The S/PDIF output is capable of LVDS1 providing digital audio to external speakers or compressed AC3 data SPDIF1 to an external Dolby Digital Decoder. Use this feature only when your stereo system has digital input function. Use S/PDIF In feature only when your device has digital output function.
Installation IDE1: Primary IDE Connector IDE1 An IDE drive ribbon cable has two LVDS1 connectors to support two IDE devices. If a ribbon cable connects to two IDE drives at the same time, one of them has to be configured as Master and the other has to be configured as Slave by setting the drive select jumpers on the drive.
Installation MC1: Mini-Card Slot This ITX form factor board supports the expansion by Mini-Card (short for Mini PCI Express Card). A mini-card such as WLAN card, SCSI, graphic card or audio card can be plugged into this socket for function expansion. LVDS1 COM1: Serial Port Connector Connector type:...
Installation VGA1: Analog RGB Connector Link to a display device with VGA interface through a D-Sub 15-pin VGA cable. Connector type: VGA: D-Sub 15-pin female. LVDS1 VGA1 Description Description Description GREEN VDDAT BLUE HSYNC VSYNC VDCLK - 31 - - 31 -...
Installation COM2~4: Serial Port Connectors This industrial motherboard features 3 serial port connectors in RJ-45 jack. Users can use these ports to connect to serial devices such as network modem with RJ-45-to-COM type of cable connectors. Connector type: RJ-45 jack COM2 COM3 COM4...
BIOS 3.1 BIOS Introduction The Award BIOS (Basic Input/Output System) installed in your computer system’s. The BIOS provides for a standard device such as disk drives, serial ports and parallel ports. It also adds password protection as well as special support for detailed fine-tuning of the chipset controlling the entire system.
BIOS 3.2 BIOS Setup The Award BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS ROM of the system stores the Setup utility. When you turn on the computer, the Award BIOS is immediately activated. Pressing the <Del>...
BIOS 3.3 Standard CMOS Features “Standard CMOS Features” allows you to record some basic hardware configurations in your computer system and set the system clock and error handling. If the CPU card is already installed in a working system, you will not need to select this option.
Page 48
BIOS IDE Primary HDDs The onboard PCI IDE connectors provide Primary channel for connecting up to four IDE hard disks or other IDE devices. Each channel can support up to two hard disks; the first is the “Master” and the second is the “Slave”. Press <Enter>...
Page 49
BIOS Halt On This field determines whether or not the system will halt if an error is detected during power up. All errors (default) Whenever the BIOS detects a non-fatal error, the system will stop and you will be prompted. No errors The system boot will not be halted for any error that may be detected.
BIOS 3.4 Advanced BIOS Features Hard Disk Boot Priority It allows you to set the priority for hard disk boot. When you press enter, the selections shows the current hard disks used in your system as well as the “Bootable Add-in Card” that is relevant to other boot sources media such as SCSI cards and LAN cards.
BIOS Quick Power On Self Test When enabled, it speeds up the Power On Self Test (POST) after the system is turned on. If it is set to Enabled, BIOS will skip some items. Setting: Disabled, Enabled (Default). First/ Second Boot Device These fields determine the drive that the system searches first for an operating system.
Page 53
BIOS SDVO Panel Number It allows you to select the LCD Panel type as below --- Setting: 800x600 (18) (Default) 1024x768 (18) 1024x768 (24) 1280x1024 (24D) TV Format Setting: NTSC (Default), PAL. - 46 - - 46 -...
BIOS 3.6 Integrated Peripherals OnChip IDE Device >>> IDE HDD Block Mode It allows HDD controller to use the fast block mode to transfer data to and from HDD. Setting: Disabled, Enabled (Default). - 47 - - 47 -...
Page 55
BIOS On-Chip Primary PCI IDE The integrated peripheral controller contains an IDE interface with support for two IDE channels. Select Enabled to activate each channel separately. Setting: Disabled, Enabled (Default). IDE Primary Master/Slave PIO It allows your system HDD controller to run faster. Rather than having the BIOS issue with a series of commands that transferring to or from the disk drive, PIO (Programmed Input/Output) allows the BIOS to communicate with the controller and CPU directly.
Page 56
BIOS SuperIO Device >>> Onboard Serial Port 1, 2, 3, 4, 5, 6/ Parallel Port It allows you to select the serial and parallel ports with their addresses. Setting: Serial Port 1 3E8/IRQ10 (Default) Serial Port 2 2E8/IRQ10 (Default) Serial Port 3 4F8/IRQ10 (Default) Serial Port 4 4E8/IRQ10 (Default)
BIOS Parallel Port Mode Setting: SPP (Default) ECP+EPP Normal EPP Mode Select Setting: EPP1.9, EPP1.7 (Default) ECP Mode Use DMA Setting: 1, 3 (Default). PWRON After PWR-Fail It sets the system power status whether on or off when power returns to the system from a power failure situation.
BIOS USB Device Setting >>> USB 1.0 Controller Setting: Enabled (Default), Disabled. USB 2.0 Controller For using USB 2.0, it is necessary OS drivers must be installed first. Please update your system to at least Windows 2000 SP4 or Windows XP SP2. Setting: Enabled (Default), Disabled.
BIOS 3.7 Power Management Setup ACPI Function It supports ACPI (Advance Configuration and Power Interface). Setting: Enabled (Default), Disabled. PCI Express PME Setting: Disabled (Default), Enabled Soft-Off by PWR-BTTN It defines the power-off mode when using an ATX power supply. In the Instant Off mode, It allows powering off immediately upon pressing the power button.
Page 60
BIOS Wake-Up by PCI Card It allows the system to wake up from a signal received from a PCI card such as a LAN card. Setting: Disabled (Default), Enabled. Power On by Ring It enables or disables the power on of the system through the modem connected or LAN.
BIOS 3.8 PNP/PCI Configurations Reset Configuration Data It allows you to determine whether to reset the configuration data or not. Setting: Disabled (Default), Enabled. Resources Controlled By This PnP BIOS can configure all of the boot and compatible devices with the use of a PnP operating system.
BIOS 3.9 PC Health Status Current System / CPU Temperature This item shows the internal temperature of System / CPU. CPU VCore 1.5V/ VCC3/ +5V/ VBAT - 55 - - 55 -...
BIOS 3.10 Load Optimized Defaults It allows you to load the default values to your system configuration. The default setting is optimal and enabled all high performance features. - 56 - - 56 -...
BIOS 3.11 Set Password Using Password to set a password that will be used exclusively on the system. To specify a password, highlight the type you want and press <Enter>. The Enter Password: message prompts on the screen. Type the password, up to eight characters in length, and press <Enter>.
BIOS 3.12 Save & Exit Setup Typing “ Y ”, you will quit the setup utility and save all the changes into the CMOS memory. Typing “ N ”, you will return to Setup utility. - 58 - - 58 -...
BIOS 3.13 Exit Without Saving Typing “ Y ” will quit the Setup utility without saving the modifications. Typing “ N ” will return you to Setup utility. - 59 - - 59 -...
BIOS 3.15 Award BIOS Post Codes CFh Test CMOS read/write functionality Early chipset initialization: Disable shadow RAM, L2 cache (socket 7 and below), program basic chipset registers Detect memory: Auto detection of DRAM size, type and ECC, auto detection of L2 cache (socket 7 and below) C3h Expand compressed BIOS code to DRAM C5h Call chipset hook to copy BIOS back to E000 &...
Page 69
BIOS 1Dh Initial EARLY_PM_INIT switch Reserved Load keyboard matrix (notebook platform) Reserved HPM initialization (notebook platform) Reserved Check validity of RTC value; Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead; Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information;...
Page 70
BIOS Reserved Test 8259 functionality Reserved Reserved Reserved Initialize EISA slot Reserved Calculate total memory by testing the last double last word of each 64K page; Program writes allocation for AMD K5 CPU Reserved Reserved 4Ch Reserved 4Dh Reserved Program MTRR of M1 CPU; initialize L2 cache for P6 class CPU & program cacheable range;...
Page 71
BIOS Reserved Program chipset registers according to items described in Setup & Auto-Configuration table 6Ch Reserved Assign resources to all ISA PnP devices; Auto assign ports to onboard COM ports if the corresponding item in Setup is set to “AUTO” Reserved Initialize floppy controller;...
Page 72
BIOS Enable L2 cache; Program boot up speed; Chipset final initialization; Power management final initialization; Clear screen and display summary table; Program K6 write allocation; Program P6 class write combining Program daylight saving; Update keyboard LED and typematic rate Build MP table; Build and update ESCD; Set CMOS century to 20h or 19h;...
Appendix Appendix 1: I/O Port Address Map Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device. The following table lists the I/O port addresses used. Address Device Description 00000000 - 00000CF7 PCI bus Standard 101/102-Key or Microsoft Natural PS/2...
Appendix Appendix 2: Interrupt Request Lines (IRQ) Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board. Level Function IRQ 01 Standard 101/102-Key or Microsoft Natural PS/2 Keyboard IRQ 03 Communications Port IRQ 04...
Appendix 000A0000 - 000BFFFF PCI bus 000A0000 - 000BFFFF Mobile Intel® 945 Express Chipset Family 000C0000 - 000DFFFF PCI bus 3F700000 - FEBFFFFF PCI bus Appendix 4: Watchdog Timer (WDT) Setting WDT is widely used for industry application to monitoring the activity of CPU.
Page 79
Appendix AX, 2Eh DX, AX AL, 30h DX, AL ; select CR30 AL, 01h DX, AL ; update CR30 to 01h AX, 2Eh DX, AX AL, 0F0h DX, AL ; select CRF0 AL, 00h DX, AL ; set CRF0=00h, output AX, 2Eh DX, AX AL, 0F5h...
Page 80
Appendix C language Code /*----- Include Header Area -----*/ #include "math.h" #include "stdio.h" #include "dos.h" /*----- routing, sub-routing -----*/ void main() outportb(0x2e, 0x87); /* initial IO port twice */ outportb(0x2e, 0x87); outportb(0x2e, 0x2B); /* select CR2B */ outportb(0x2e+1, 0x00); /* update CR2B bit4 to 00h */ /* Set PIN89 as WDTO */ outportb(0x2e, 0x07);...
Appendix Appendix 5: Digital I/O Setting Below are the source codes written in assembly & C, please take them for Digital I/O application examples. Assembly Code ;-- Initial W83627hf -- AX, 2Eh DX, AX AL, 87h DX, AX DX, AX ;...
Page 82
Appendix DX, AL ; bit7~bit0 0:output 1:input AX, 2Eh DX, AX AL, 0F1h DX, AL ; select CRF1, Data Register AL, 0FFh DX, AL ; set all GPIO pin output 1 AX, 2Eh DX, AX AL, 0F1h DX, AL ; select CRF1, Data Register AL, 000h DX, AL ;...
Page 83
Appendix C language Code /*----- Include Header Area -----*/ #include "math.h" #include "stdio.h" #include "dos.h" /*----- routing, sub-routing -----*/ void main() outportb(0x2e, 0x87); /* initial IO port twice */ outportb(0x2e, 0x87); outportb(0x2e, 0x2a); /* Select CR2A */ outportb(0x2e+1, 0xfc); /* set CR2A bit7=1 as GPIO port 1*/ outportb(0x2e, 0x07);...
Page 84
Appendix This page is intentionally left blank. - 77 - - 77 -...