Sony STR-DG910 Service Manual page 67

Multi channel av receiver
Hide thumbs Also See for STR-DG910:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin No.
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
TE
L 13942296513
139
140
141
142
143
144
www
.
http://www.xiaoyu163.com
Pin Name
I/O
GND
Ground
VDDINT
Power supply terminal (+1.2 V)
GND
Ground
VDDINT
Power supply terminal (+1.2 V)
XRESET
I
System reset signal input from main system controller.
XSPIDS
I
Serial data latch pulse signal input from main system controller.
GND
Ground
VDDINT
Power supply terminal (+1.2 V)
SPICLK
I/O
Serial data transfer clock signal input/output with flash memory.
When DSP is master: Serial data input from flash memory.
MISO
I/O
When DSP is slave: Serial data output for main system controller.
When DSP is master: Serial data output for flash memory.
MOSI
I/O
When DSP is slave: Serial data input from main system controller.
GND
Ground
VDDINT
Power supply terminal (+1.2 V)
VDDEXT
Power supply terminal (+3.3 V)
AVDD
Power supply terminal (+1.2 V)
AVSS
Ground
GND
Ground
CLKOUT
Not used. (Open)
XEMU
Not used. (Open)
TDO
Not used. (Open)
TDI
Not used. (Fixed at L in this set)
CTRST
Not used. (Fixed at L in this set)
TCK
Not used. (Fixed at L in this set)
TMS
Not used. (Fixed at L in this set)
GND
Ground
CLKIN
I
System clock input (25 MHz)
XTAL
O
System clock output (25 MHz)
VDDEXT
Power supply terminal (+3.3 V)
x
ao
y
i
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
Pin Description
1 5
0 5
8
2 9
9 4
m
co
STR-DG910
9 9
2 8
9 9
67

Advertisement

Table of Contents
loading

Table of Contents