Table of Contents
Advertisement
IC DATA
IC5 : HD64F3039F18
CPU
P95/SCK1/IRQ5
PA0/TP0/TCLKA
PA1/TP1/TCLKB
PA2/TP2/TIOCA0/TCLKC
PA3/TP3/TIOCB0/TCLKD
A23/PA4/TP4/TIOCA1
A22/PA5/TP5/TIOCB1
A21/PA6/TP6/TIOCA2
A20/PA7/TP7/TIOCB2
NO.
PORT
Name
1
PB0
N_DEV_RST
2
PB1
MUTE
3
PB2
DIP0
4
PB3
LED0
5
PB4
FL_SCK
6
PB5
FL_DATA
7
MD2
MD2
8
PB7
FL_N_CS
9
TXD0
TXD0
10
RXD0
RXD0
11
/IRQ4
N_IRQ4
12
VSS
VSS
13
D0
D0
14
D1
D1
15
D2
D2
16
D3
D3
17
D4
D4
18
D5
D5
19
D6
D6
20
D7
D7
21
VCC
VCC
22
A0
A0
23
A1
A1
24
A2
A2
25
A3
A3
P72/AN2
61
P73/AN3
62
P74/AN4
63
P75/AN5
64
P76/AN6
65
P77/AN7
66
AVCC
67
P80/IRQ0
68
P81/IRQ1
69
P91/TXD1
70
P93/RXD1
71
72
73
74
75
76
77
78
79
80
I/O
Function
O
Resetting peripheral devices
O
Muting output
I
DIP SW data
O
Operation check LED
O
Clock for FL driver control
O
Data for FL driver control
I
Setting CPU operation mode
O
Chip select for FL driver control
O
SCI0 output
I
SCI0 input
I
External interrupt (Blank)
GND
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
+ 5V power
O
Address bus
O
Address bus
O
Address bus
O
Address bus
CDR-S1000
A17/P51
40
39
A16/P50
A15/P27
38
A14/P26
37
36
A13/P25
A12/P24
35
34
A11/P23
33
A10/P22
A9/P21
32
31
A8/P20
30
VSS
29
A7/P17
28
A6/P16
27
A5/P15
26
A4/P14
25
A3/P13
24
A2/P12
23
A1/P11
22
A0/P10
21
VCC
14
Advertisement
Table of Contents
