Sony STR-DA4400ES Service Manual page 150

Multi channel av receiver
Hide thumbs Also See for STR-DA4400ES:
Table of Contents

Advertisement

STR-DA4400ES
D-VIDEO BOARD IC3610 MB91F467RAPMC-GE1 (VIDEO SYSTEM CONTROLLER)
Pin No.
Pin Name
1
GND
2 to 5
NO USE
6
STOP IN
7
DAC CLOCK SEL
EDID_SEL0,
8, 9
EDID_SEL1
10
NO USE
11, 12
+3.3V
13
GND
14
C_1
15
YAMAHA FLASH CE
16
NO USE
17
EXT_ROM CE
18
YAMAHA CE
19
SRAM CE
20
NO USE
21
YAMAHA RESET
22
YAMAHA WAIT_N
23
YAMAHA READY_N
24
NO USE
SRAM OE,UB,LB/
25
YAMAHA RD_N/
EXT_ROM OE
26
SRAM LB,WE
SRAM UB,WE/
27
YAMAHA WR_N/
EXT_ROM WE
28, 29
NO USE
30
TX_RST
31
TX_5VPWR
32
VDAC_RESET
33, 34
NO USE
35
RX_RST
36
+3.3V
37
C_2
38
GND
39
X0
40
X1
41
GND
42
X0A
43
X1A
44
+3.3V
45
GND
SRAM IO0/
EXT_ROMD00 to
46 to 53
SRAM IO7/
EXT_ROMD07
SRAM IO8/
YAMAHA D0/
EXT_ROMD08 to
54 to 56
SRAM IO10/
YAMAHA D2/
EXT_ROMD10
57
+3.3V
58
GND
SRAM IO11/
YAMAHA D3/
EXT_ROM11 to
59 to 63
SRAM IO15/
YAMAHA D7/
EXT_ROMD15
150
I/O
-
Ground terminal
-
Not used
I
AC off detection signal input terminal
O
Clock on/off control signal output terminal for the D/A converter
O
I2C line selection signal output terminal for the EEPROM
-
Not used
-
Power supply terminal (+3.3V)
-
Ground terminal
-
Not used
O
Not used
-
Not used
O
Not used
O
Chip enable signal output to the OSD controller
O
Chip enable signal output to the S-RAM
-
Not used
O
Reset signal output to the fl ash memory and OSD controller
I
Wait signal input from the OSD controller
I
Not used
-
Not used
O
Read enable signal output to the S-RAM and OSD controller
O
Lower-byte control signal and write enable signal output to the S-RAM
Upper-byte control signal and write enable signal output to the S-RAM, and write enable
O
signal output to the OSD controller
-
Not used
O
Reset signal output to the HDMI transceiver
Power on/off control signal output terminal for the HDMI ASSIGNABLE (INPUT ONLY) OUT
O
jack
"H": power on
O
Reset signal output to the D/A converter
-
Not used
O
Reset signal output to the HDMI receiver
-
Power supply terminal (+3.3V)
-
Not used
-
Ground terminal
I
System clock input terminal (4 MHz)
O
System clock output terminal (4 MHz)
-
Ground terminal
I
System clock input terminal
O
System clock output terminal
-
Power supply terminal (+3.3V)
-
Ground terminal
I/O
Two-way data bus with the S-RAM
I/O
Two-way data bus with the OSD controller and S-RAM
-
Power supply terminal (+3.3V)
-
Ground terminal
I/O
Two-way data bus with the OSD controller and S-RAM
Description
"L": reset
"L": reset
"L": reset
Not used
Not used
"L": reset

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents