Video Board - Sony HCD-V4800 Service Manual

Mini hi-fi component system
Table of Contents

Advertisement

VIDEO BOARD IC701 HD6433032SK12F (CD MECHANISM CONTROLLER)
Pin No.
Pin Name
1
CMD0
2
CMD1
3
CMD2
4
CMD3
5
SACK
6
QINT
7
VDAC-XLAT
8
DF-XLAT
9
P90/TXD
10
SUBQ
11
SQCK
12
VSS
13
D0
14
D1
15
D2
16
D3
17
D4
18
D5
19
D6
20
D7
21
VCC
22
A0
23
A1
24
A2
25
A3
26
A4
27
A5
28
A6
29
A7
30
VSS
31
A8
32
A9
33
A10
34
A11
35
A12
36
A13
37
A14
38
A15
39
A16
40
A17
41
A18
42
A19
43
WAIT
44
MD0
45
MD1
Φ
46
I/O
I/O
I/O
Two-way data bus with the IIC interface controller (IC901)
I/O
I/O
O
Data acknowledge output to the IIC interface controller (IC901)
I
Interrupt status input from the IIC interface controller (IC901)
O
Serial data latch pulse output to the video D/A converter (IC401)
O
Serial data latch pulse output to the D/A converter/digital filter (IC101)
O
Transmit data output terminal Not used (open)
I
Sub-code Q data signal input from the CXD2545Q (IC101)
O
Sub-code Q data transfer clock signal output to the CXD2545Q (IC101)
Ground terminal
I/O
I/O
I/O
I/O
Two-way data bus with the S-RAM (IC751)
I/O
I/O
I/O
I/O
Power supply terminal (+5V)
O
O
Address signal output to the MPEG audio/video decoder (IC201) and S-RAM (IC751)
O
O
O
O
Address signal output to the S-RAM (IC751)
O
O
Ground terminal
O
O
O
Address signal output to the S-RAM (IC751)
O
O
O
O
Address signal output terminal Not used (open)
O
O
O
Address signal output terminal Used for chip enable signal output to the S-RAM (IC751)
O
O
Address signal output terminal Not used (open)
I
Wait signal input from the MPEG audio/video decoder (IC201)
I
Mode selection terminal (fixed at "H")
I
Mode selection terminal (fixed at "L")
O
System clock signal output terminal Not used (open)
Function
– 28 –

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents