Sony DVP-CX995V Service Manual page 85

Hide thumbs Also See for DVP-CX995V:
Table of Contents

Advertisement

MB BOARD IC401 SAA7893HL (SACD MEDIA PLAYER)
Pin No.
Pin Name
1
H_A1
2, 3
H_DQ15, H_DQ14
4
GND_IO1
5 to 9
H_DQ13 to H_DQ9
10
VCC_IO1
11 to 16
H_DQ8 to H_DQ3
17
GND_IO2
18
H_PROCCLOCK
19
VCC_CORE1
20
GND_CORE1
21
SYS_CLK
22, 23
H_DQ2, H_DQ1
24
H_CSN
25
H_DQ0
26
H_RWN
27
H_WAIT
28
H_IRQN
29
AUD_CLK
30
PCM_DCLK_IN
31
PCM_WCLK_IN
32
VDDA
33
VSSA
34
BIASIN
35
AGCINP
36
ADCREFL
37
VCC_IO7
38
GND_IO7
39
PCM_CELF_IN
40
PCM_LERI_IN
41
PCM_LSRS_IN
42
B_FLAG/SERR
43
B_SYNC/SYNC
44
B_WCLK/SENB
45
B_DATA/BE_DAT0
46
B_BCLK/SDCLK
47
UDE_REQ
48
DATA_REQ
BE_DAT1 to
49 to 55
BE_DAT7
56
TRST
57
TMS
58
VCC_IO2
59
TDO
60
TDI
61
TCK
62
H_SEL0
I/O
I
Address signal input from the CPU
I/O
Two-way data bus with the CPU
-
Ground terminal
I/O
Two-way data bus with the CPU
-
Power supply terminal (+3.3V)
I/O
Two-way data bus with the CPU
-
Ground terminal
I
27MHz clock signal input terminal
-
Power supply terminal (+1.8V)
-
Ground terminal
I
27MHz clock signal input terminal
I/O
Two-way data bus with the CPU
I
Chip select signal input from the CPU
I/O
Two-way data bus with the CPU
I
Read/write selection signal input from the CPU "L": read, "H": write
O
Chip wait signal output to the CPU
O
Interrupt request signal output to the CPU
I
Master clock signal input from the CPU
I
PCM data clock input terminal Not used
I
PCM word clock input terminal Not used
-
Power supply terminal (+1.8V)
-
Ground terminal
I
Bias current input terminal
I
RF (for SACD) signal input from the DVD interface
I
ADC decoupling terminal
-
Power supply terminal (+3.3V)
-
Ground terminal
I
PCM data (for center or LFE) input terminal Not used
I
PCM data (for L-ch or R-ch) input terminal Not used
I
PCM data (for surround L-ch or surround R-ch) input terminal Not used
I
I2S bus flag input from the CPU
I
Sector sync signal or absolute time sync signal input from the CPU
I
I2S bus word clock signal input from the CPU
I
I2S bus data input from the CPU
I
I2S bus clock signal input from the CPU
I
Request signal input terminal Not used
O
Request signal output terminal Not used
I
Parallel data input terminal Not used
I
Reset signal input terminal (for JTAG)
I
Mode selection signal input terminal (for JTAG)
-
Power supply terminal (+3.3V)
O
Data output terminal (for JTAG)
I
Data input terminal (for JTAG)
I
Clock signal input terminal (for JTAG)
I
Host selection signal input terminal Fixed at "L" in this set
Description
DVP-CX995V
85

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents