Download Print this page

JVC RX-8010VBK Service Manual page 14

Audio/video control receiver
Hide thumbs Also See for RX-8010VBK:

Advertisement

RX-8010VBK
3. Pin function (1/2)
No.
Pin name
1
SDOS
2
OCKS
3
MIS
4
BICK
5
LRCK
6
SDTI1
7
SDTI2
8
SDTI3
9
SDTO
10
DAUX
11
DFS
12
DEM1
13
DEM0
14
MCKO
15
DVDD
16
DVSS
17
PD
18
XTS
19
ICKS1
20
ICKS0
21
CAD1
22
CAD0
23
LOUT3
24
ROUT3
25
LOUT2
26
ROUT2
27
LOUT1
28
ROUT1
29
LIN-
30
LIN+
31
RIN-
32
RIN+
1-14
Function
I/O
SDTO Source select pin
I
"L" : Internal ADC output, "H" : DAUX input
ORed with serial control register if P/S="L".
MCKO Clock frequency select pin
I
"L" : MCLK, "H" : MCLK/2.
Connect to GND
I
Audio serial data clock pin
I
Input/Output channel clock pin
I/O
DAC1 Audio serial data input pin
I
DAC2 Audio serial data input pin
I
DAC3 Audio serial data input pin
I
Audio serial data output pin
O
AUX Audio serial data input pin
I
Double speed sampling mode pin
I
"L" : Normal speed, "H" : Double speed, the ADC is powered down.
ORed with serial control register if P/S="L".
De-emphasis pin
I
ORed with serial control register if P/S="L"
De-emphasis Pin
I
ORed with serial control register if P/S="L"
Master clock output pin
O
Digital power supply pin
-
Digital ground pin
-
Power-down & Reset pin
I
When "L", the AK4527 is powered-down and the control registers are reset
to default state. If the state of CAD0-1 changes, then the AK4527
must be reset by PDN.
X'tal oscillator Select/Test mode pin
I
"H" : X'tal Oscillator selected
"L" : External clock source selected
Input clock select 1 pin
I
Input clock select 0 pin
I
Chip address pin
I
Used during the serial control mode.
Chip address pin
I
Used during the serial control mode.
Lch #3 analog output pin
O
Rch #3 analog output pin
O
Lch #2 analog output pin
O
Rch #2 analog output pin
O
Lch #2 analog output pin
O
Rch #1 analog output pin
O
Lch analog negative Input Pin
I
Lch analog positive Input Pin
I
Rch analog negative Input Pin
I
Rch analog positive Input Pin
I
ORed with serial control register if P/S= "L".
AK4527(1/2)

Advertisement

loading