Schematic Diagram - Yamaha RX-V750 Service Manual

Av receiver/av amplifier
Hide thumbs Also See for RX-V750:
Table of Contents

Advertisement

A
B
C
SCHEMATIC DIAGRAM (DSP)
1
DUTY CORRECTOR
4.9
4.9
0
4.9
3.6
4.9
0
4.9
4.9
3.6
0
0
0
0
2.6
2
0.2
0.1
0
0
4.9
0
0.1
0
0.1
4.8
4.9
0.1
0.1
4.9
0.1
4.1
0
4.8
0.3
3
0
4.8
3.3
0.4
0
3.6
0.3
0
4.8
3.4
3.1
0.4
2.6
3.2
0.2
0
4
0.4
3.4
0
2.6
3.2
0.4
0
4.8
0.4
DIGITAL IN
5
s2
4.9
0.2
0.2
0.2
4.9
0.2
3.3
0.2
0.2
0.2
0.2
0.2
0.2
3.1
0.2
0.2
0.2
0.2
3.3
6
3.3
0.2
0.2
0.2
3.1
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0
0
0.2
0
1M
1.3
1.3
SRAM
3.4
2.8
0
2.8
3.4
3.4
1.3
7
1.3
0
0
3.4
0
3.4
3.4
1.3
1.3
0
0
0
3.4
3.4
3.4
8
9
IC3 : TC74HCT00AF
IC1 : MM74HCU04SJX
Quad 2 Input NAND
Hex Inverters
IC4 : NJM2904M-T1
IC17, 19, 21 : NE5532DR
IC18 : µPC4570G2
A1
1
14
V
1A
1
DD
IC20 : NJM2068MD-TE2
B1
2
13
B4
1Y
2
10
Dual OP-Amp
Y1
3
12
A4
2A
3
A2
4
11
Y4
2Y
4
OUT
1
1
8
+V
CC
B2
5
10
B3
3A
5
–IN
1
2
7
OUT
2
+
+
+IN
1
3
6
–IN
2
Y2
6
9
A3
3Y
6
–V
4
5
+IN
7
CC
2
V
SS
7
8
Y3
V
SS
D
E
F
RX-V750/DSP-AX750/DSP-AX750SE/RX-V650 Page 83
100/16
47/16
s2
C2
UR23810
UR83747
100/16
47/16
s3
C22, 78, 80, 87, 105
UR23810
UR23747
s4
C17, 19, 33, 50, 53,
100/16
47/16
125
UU13810
UU13747
X: NOT USED
O: USED / APPLICABLE
3.0
1.3
4.9
2.5
3.4
4.9
3.4
4.9
REGULATOR
3.4
3.3
0.1
0
0
DIR
3.4
1.6
1.6
1.7
1
3.4
0
0.2
1.3
1.3
0
3.3
0.2
0.2
ADAM
0.2
1.3
(DECODE DSP)
1.3
0
0
3.4
0.2
0.3
1.2
1.3
1.3
0
0
0.1
3.4
0.1
SL/SR
0.7
0
0
~
1.3
1.8
1.7
L/R
SBL/SBR
DIGITAL IN
A/D IN
IC22 : SN74AHCT08PWR
IC14 : 74VHC157MTCX
Quad 2 Input AND
2 to 1 Data Selectors
INPUTS
OUTPUT
INPUTS
OUTPUT
14
V
A1
1
14
V
DD
DD
V
CC
STROBE
4A
4B
4Y
3A
3B
3Y
13
6A
B1
2
13
B4
16
15
14
13
12
11
10
9
12
6Y
Y1
3
12
A4
G
4A
4B
4Y
3A
3B
INPUTS
11
5A
A2
4
11
Y4
S
3Y
SELECT STROBE
G
10
5Y
B2
5
10
B3
1A
1B
1Y
2A
2B
2Y
X
H
L
L
H
L
9
4A
Y2
6
9
A3
1
2
3
4
5
6
7
8
SELECT
1A
1B
1Y
2A
2B
2Y
GND
8
4Y
V
SS
7
8
Y3
INPUTS
OUTPUT
INPUTS
OUTPUT
G
H
J-2
RX-V750/DSP-AX750/DSP-AX750SE/RX-V650 Page 81
K-10
HTR-5760 Page 82
K-10
HTR-5760 Page 84
K-2
TO OPERATION (4) W881
TO FUNCTION (2) CB506
ANALOG IN
4M DRAM
2.5
0
1.3
1.3
1.9
1.9
1.9
EVE
1.9
1.3
(POST PROCESSING DSP)
3.4
1.3
4.8
1.3
2.8
1.3
2.9
3.4
3.4
1.7
4.9
1.7
1.7
1.7
~
0.1
PL/PR
0.1
0
SL/SR
~
1.5
0.1
SBL/SBR
0.7
0.2
~
C/SW
~
1.3
1.9
L/R
2.5
0
C/LFE
3.4
2.8
3.4
IC10 : SN74LV245APWR
IC6 : CY62128BLL-70SCT
Octal 3-State Bus Transceivers
Static RAM
NC
1
32
VCC
DIR
1
20 V
CC
A16
2
31
A15
A1
19 ENG
A14
3
30
CE2
2
A12
4
29
WE
A2
3
18 B1
A7
5
28
A13
A6
6
27
A8
A3
4
17 B2
INPUT BUFFER
A5
7
26
A9
A0
A1
A4
5
16 B3
A4
8
25
A11
A2
A3
9
24
OE
A3
512 X 512
A5
6
15 B4
A4
A2
10
23
A10
A5
ARRAY
A6
A1
11
22
CE1
A6
7
14 B5
OUTPUT
A7
Y
A0
12
21
I/O7
A8
A7
8
13 B6
I/O0
13
20
I/O6
L
A
I/O1
14
19
I/O5
COLUMN
B
A8
9
12 B7
CE1
DECODER
I/O2
15
18
I/O4
CE2
WE
GND
10
11 B8
GND
16
17
I/O3
OE
I
J
K
RX-V750/DSP-AX750/DSP-AX750SE/RX-V650 Page 83
F-7
Page 80
F-1
HTR-5760 Page 84
F-7
TO OPERATION (1) CB804
TO FUNCTION (1) CB305
0.7
0
9.1
5.0
5.0
9.1
DAC
11.8
1.8
1.4
1.4
0
1.7
1.5
5.0
1.7
0
3.4
2.4
4.9
2.4
3.4
2.4
1.4
2.9
2.4
1.4
0
–11.8
s4
3.4
3.4
0.1
0
1.9
1.7
1.5
1.7
0
1.7
1.7
0
11.8
1.7
0
0
0
1.7
0
SW
0
0
0
–11.8
11.8
0
0
0
ANALOG IN
0
0
0
0
0
2.5
–11.8
0.1
CODEC
2.5
1.7
0
1.7
2.5
~
0.2
2.5
1.5
2.5
1.9
2.5
11.8
0
0
2.5
0
0
0
2.5
A/D IN
0
0
0
–11.8
11.8
0
0
0
0
0
0
–11.8
IC8 : MSM514260E-60JS
262,144 word x 16 bit Dynamic RAM
VCC
1
40
VSS
WE
OE
DQ1
2
39
DQ16
TIMING
RAS
DQ2
DQ15
GENERATOR
3
38
I/O
DQ3
4
37
DQ14
LCAS
CONTROLLER
DQ4
5
36
DQ13
UCAS
I/O
VCC
6
35
VSS
CONTROLLER
DQ5
7
34
DQ12
COLUMN
COLUMN
DQ6
8
33
DQ11
I/O0
9
ADDRESS
9
DECODERS
DQ7
9
32
DQ10
BUFFERS
I/O1
DQ8
DQ9
10
31
SENSE
I/O
I/O2
NC
11
30
NC
INTERNAL
16
REFRESH
AMPLIFIERS
SELECTOR
A0~A8
ADDRESS
NC
12
29
LCAS
CONTROL CLOCK
COUNTER
I/O3
WE
13
28
UCAS
I/O4
RAS
14
27
OE
ROW
ROW
WORD
MEMORY
I/O5
NC
15
26
A8
9
ADDRESS
9
DECODERS
DRIVERS
CELLS
BUFFERS
A0
16
25
A7
I/O6
A1
A6
17
24
VCC
I/O7
A2
18
23
A5
ON CHIP
A3
19
22
A4
VBB GENERATOR
VCC
20
21
VSS
VSS
L
M
N
RX-V750/DSP-AX750/DSP-AX750SE
RX-V650/HTR-5760
Point q (Pin 28 of IC2)
V : 2V/div, H : 40nsec/div
DC, 1 : 1 probe
0
0
0.5
11.7
–11.7
0V
0.1
IC15 : AK4382AVT
L
D/A Convertter
MCLK
1
14
VDD
CSN
6
DE-EMPHASIS
CLOCK
µP
13
VSS
CONTROL
DIVIDER
CCLK
7
INTERFACE
16
DZFL
CDTI
8
DZFR
15
∆ ∑
12
AOUTL+
LRCK
4
8X
SCF
INTERPOLATOR
MODULATOR
11
AOUTL–
AUDIO
BICK
2
DATA
INTERFACE
∆ ∑
10
AOUTR+
8X
SCF
SDTI
INTERPOLATOR
MODULATOR
3
9
AOUTR–
5
PDN
ANALOG IN
IC16 : AK4628VQ
192kHz 24bit 8ch CODEC
SDOS
DZF2/OVF
1
33
I2C
2
32
RIN
SMUTE
3
31
LIN
C
BICK
4
30
NC
LRCK
5
29
TST2
SDTI1
ROUT1
6
28
SDTI2
7
27
LOUT1
SDTI3
8
26
ROUT2
SDTO
LOUT2
9
25
SW
D AUX
10
24
ROUT3
DFS
11
23
LOUT3
SBL
A U D I O
L IN
A D C
H P F
I/F
MCLK
MCLK
LRCK
LRCK
R IN
A D C
H P F
BICK
BICK
DAUX
L OUT1
L P F
DAC
DATT
FORMAT
R OUT1
L P F
DAC
DATT
CONVERTER
L OUT2
L P F
DAC
DATT
SDOUT
R OUT2
L P F
DAC
DATT
SDOS
L OUT3
L P F
DAC
DATT
SDTO
SL
R OUT3
L P F
DAC
DATT
SDIN1
SDTI1
SDIN2
SDTI2
L OUT4
L P F
DAC
DATT
SDIN3
SDTI3
SDTI4
R OUT4
L P F
DAC
DATT
SDIN4
PL
IC12 : PQ025EZ5MZP
IC13 : PQ012FZ01ZP
Rgulator
DC INPUT (VIN)
1
3
DC OUTPUT (VO)
I C
2
ON/OFF CONTROL (VC)
5
GND
OUTPUT
8
8
* All voltages are measured with a 10M Ω /V DC electronic volt meter.
BUFFERS
DQ1~DQ8
* Components having special characteristics are marked Z and
INPUT
8
8
must be replaced with parts having specifications equal to
BUFFERS
those originally installed.
16
* Schematic diagram is subject to change without notice.
INPUT
8
8
BUFFERS
DQ9~DQ16
OUTPUT
8
8
BUFFERS
Z
79

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsp-ax750Dsp-ax750seRx-v650Htr-5760

Table of Contents