Intel 5148LV - Xeon Dual Core Active H Datasheet page 68

Table 5-1. Signal Definitions (Sheet 4 of 7)
Name Type
DSTBN[3:0]# I/O
DSTBP[3:0]# I/O
FERR#/PBE# O
FORCEPR# I
GTLREF_ADD I
GTLREF_DATA I
HIT# I/O
HITM# I/O
IERR# O
IGNNE# I
68
Data strobe used to latch in D[63:0]#.
Signals Associated Strobes
D[15:0]#, DBI0#
D[31:16]#, DBI1#
D[47:32]#, DBI2#
D[63:48]#, DBI3#
Data strobe used to latch in D[63:0]#.
Signals Associated Strobes
D[15:0]#, DBI0#
D[31:16]#, DBI1#
D[47:32]#, DBI2#
D[63:48]#, DBI3#
FERR#/PBE# (floating-point error/pending break event) is a multiplexed signal and
its meaning is qualified by STPCLK#. When STPCLK# is not asserted, FERR#/PBE#
indicates a floating-point error and will be asserted when the processor detects an
unmasked floating-point error. When STPCLK# is not asserted, FERR#/PBE# is similar
to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility
with systems using MS-DOS*-type floating-point error reporting. When STPCLK# is
asserted, an assertion of FERR#/PBE# indicates that the processor has a pending
break event waiting for service. The assertion of FERR#/PBE# indicates that the
processor should be returned to the Normal state. For additional information on the
pending break event functionality, including the identification of support of the feature
and enable/disable information, refer to Vol. 3 of the Intel Architecture Software
Developer's Manual and the Intel Processor Identification and the CPUID Instruction
application note.
The FORCEPR# (force power reduction) input can be used by the platform to cause
® ®
the Dual-Core Intel Xeon Processor 5100 Series to activate the Thermal Control
Circuit (TCC).
GTLREF_ADD determines the signal reference level for AGTL+ address and common
clock input lands. GTLREF_ADD is used by the AGTL+ receivers to determine if a
signal is a logical 0 or a logical 1.
GTLREF_DATA determines the signal reference level for AGTL+ data input lands.
GTLREF_DATA is used by the AGTL+ receivers to determine if a signal is a logical 0 or
a logical 1.
HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation
results. Any FSB agent may assert both HIT# and HITM# together to indicate that it
requires a snoop stall, which can be continued by reasserting HIT# and HITM#
together.
IERR# (Internal Error) is asserted by a processor as the result of an internal error.
Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the
processor FSB. This transaction may optionally be converted to an external error
signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until
the assertion of RESET#.
This signal does not have on-die termination.
IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore a numeric
error and continue to execute noncontrol floating-point instructions. If IGNNE# is
deasserted, the processor generates an exception on a noncontrol floating-point
instruction if a previous floating-point instruction caused an error. IGNNE# has no
effect when the NE bit in control register 0 (CR0) is set.
IGNNE# is an asynchronous signal. However, to ensure recognition of this signal
following an I/O write instruction, it must be valid along with the TRDY# assertion of
the corresponding I/O write bus transaction.
Description
DSTBN0#
DSTBN1#
DSTBN2#
DSTBN3#
DSTBP0#
DSTBP1#
DSTBP2#
DSTBP3#
®
Dual-Core Intel Xeon
Signal Definitions
Notes
3
3
2
3
2
2
®
Processor 5100 Series Datasheet