Dram Timing Settings - JETWAY 875PMAXR2A User Manual

Intel socket 478 processors motherboard intel 875p + intel ich5
Table of Contents

Advertisement

System BIOS Cacheable
Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in
better system performance. However, if any program writes to this memory area, a system
error may result. The settings are: Enabled and Disabled.
Video RAM Cacheable
Select Enabled allows caching of the video BIOS, resulting in better system performance.
However, if any program writes to this memory area, a system error may result. The settings
are: Enabled and Disabled.
Memory Hole At 15M-16M
You can reserve this area of system memory for ISA adapter ROM. When this area is
reserved, it cannot be cached. The user information of peripherals that need to use this area
of system memory usually discusses their memory requirements. The settings are: Enabled
and Disabled.
Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions cycles.
Select Enabled to support compliance with PCI specification version 2.1. The settings are:
Enabled and Disabled.
AGP Transfer Mode
In this item you can select AGP transfer mode Auto/8X/4X the Default setting is Auto.
3-7-1

DRAM Timing Settings

CMOS Setup Utility – Copyright(C) 1984-2003 Award Software
Auto Configuration
SDRAM CAS Latency Time
SDRAM Cycle Time
SDRAM RAS# to CAS# Delay
SDRAM RAS# Precharge Time
↑ ↓ →← Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values
SDRAM CAS Latency Time
DRAM Timing Settings
Standard
2.5
7
3
3
F6:Optimized Defaults
33
Item Help
Menu Level >>
F7:Standard Defaults

Advertisement

Table of Contents
loading

This manual is also suitable for:

875pmax

Table of Contents