Table of Contents
Advertisement
Hardware
Function
Peripheral Device
Application Board
Expansion Connector
Application Board
Expansion Connector
Interrupt
PMIC
Display Interface
Display Connector
Application Board
Expansion Connector
1. Functional signals of pin mux are not considered for this table. For more information, see CPU EVM
Schematic Rev H (SPRR210).
3.7
TAG and Emulator
The CPU Board has support of the following JTAG emulation headers support:
•
60-Pin MIPI Connector
•
Standard 14-pin to 60-pin MIPI adapter
•
20-pin CTI to 60-pin MIPI adapter
4
Power Supply
The companion power management IC (PMIC) for the SOC is TPS659039EP-Q1. A step-down 12 V to
3.3 V and 5 V converters are available in order to provide a 3.3V and 5 V DC input to the PMIC as well as
3.3 V and 5 V power rails at the board level.
Figure 18
shows the complete power supply section of the CPU board. For power on/off sequence, see
TPS65903x-Q1 Automotive Power Management Unit (PMU) for Processor Data Sheet (SWCS095).
28
DRA7x EVM CPU Board
Table 27. GPIO List
(1)
(continued)
CPU Bd Net
(I/F Component Des.Pin)
GP6[17]
(EXP_P1.15)
GP6[20]
(EXP_P3.13)
PMIC_INT
(U45.PK1)
GP1[2]
(EXP_P1.13)
GP1[3]
(EXP_P1.14)
Copyright © 2016, Texas Instruments Incorporated
GPIO / Sym
Intermediate Net
Ball Name (ball no.)
NA
XREF_CLK0
GPIO6_17
(D18)
NA
XREF_CLK3
GPIO6_20
(C23)
NA
WAKEUP1
GPIO1_1
(AC17)
GP1[2] - (TS_IRQ)
WAKEUP2
GPIO1_2
(AB16)
NA
WAKEUP3
GPIO1_3
(AC16)
SPRUI50 – February 2016
Submit Documentation Feedback
www.ti.com
Advertisement
Table of Contents
