Clevo P955ER Service Manual page 55

Table of Contents

Advertisement

Processor 3/7
5
M_A_DQ[63:0]
9
U172A
M_A_DQ0
BR6
AG1
DDR0_DQ_0/DDR0_DQ_0
DDR0_CKP_0/DDR0_CKP_0
M_A_DQ1
BT6
AG2
DDR0_DQ_1/DDR0_DQ_1
DDR0_CKN_0/DDR0_CKN_0
M_A_DQ2
BP3
AK2
DDR0_DQ_2/DDR0_DQ_2
DDR0_CKP_1/DDR0_CKP_1
M_A_DQ3
BR3
AK1
M_A_DQ4
DDR0_DQ_3/DDR0_DQ_3
DDR0_CKN_1/DDR0_CKN_1
BN5
AL3
DDR0_DQ_4/DDR0_DQ_4
NC/DDR0_CKP_2
M_A_DQ5
BP6
AK3
DDR0_DQ_5/DDR0_DQ_5
NC/DDR0_CKN_2
M_A_DQ6
BP2
AL2
DDR0_DQ_6/DDR0_DQ_6
NC/DDR0_CKP_3
M_A_DQ7
BN3
AL1
D
M_A_DQ8
DDR0_DQ_7/DDR0_DQ_7
NC/DDR0_CKN_3
BL4
DDR0_DQ_8/DDR0_DQ_8
M_A_DQ9
BL5
AT1
DDR0_DQ_9/DDR0_DQ_9
DDR0_CKE_0/DDR0_CKE_0
M_A_DQ10
BL2
AT2
DDR0_DQ_10/DDR0_DQ_10
DDR0_CKE_1/DDR0_CKE_1
M_A_DQ11
BM1
AT3
M_A_DQ12
DDR0_DQ_11/DDR0_DQ_11
DDR0_CKE_2/DDR0_CKE_2
BK4
AT5
DDR0_DQ_12/DDR0_DQ_12
DDR0_CKE_3/DDR0_CKE_3
M_A_DQ13
BK5
DDR0_DQ_13/DDR0_DQ_13
M_A_DQ14
BK1
AD5
DDR0_DQ_14/DDR0_DQ_14
DDR0_CS#_0/DDR0_CS#_0
M_A_DQ15
BK2
AE2
M_A_DQ16
DDR0_DQ_15/DDR0_DQ_15
DDR0_CS#_1/DDR0_CS#_1
BG4
AD2
DDR0_DQ_16/DDR0_DQ_32
NC/DDR0_CS#_2
M_A_DQ17
BG5
AE5
DDR0_DQ_17/DDR0_DQ_33
NC/DDR0_CS#_3
M_A_DQ18
BF4
DDR0_DQ_18/DDR0_DQ_34
M_A_DQ19
BF5
AD3
M_A_DQ20
DDR0_DQ_19/DDR0_DQ_35
DDR0_ODT_0/DDR0_ODT_0
BG2
AE4
DDR0_DQ_20/DDR0_DQ_36
NC/DDR0_ODT_1
M_A_DQ21
BG1
AE1
DDR0_DQ_21/DDR0_DQ_37
NC/DDR0_ODT_2
M_A_DQ22
BF1
AD4
DDR0_DQ_22/DDR0_DQ_38
NC/DDR0_ODT_3
M_A_DQ23
BF2
M_A_DQ24
DDR0_DQ_23/DDR0_DQ_39
BD2
AH5
DDR0_DQ_24/DDR0_DQ_40
DDR0_CAB_4/DDR0_BA_0
M_A_DQ25
BD1
AH1
DDR0_DQ_25/DDR0_DQ_41
DDR0_CAB_6/DDR0_BA_1
M_A_DQ26
BC4
AU1
DDR0_DQ_26/DDR0_DQ_42
DDR0_CAA_5/DDR0_BG_0
M_A_DQ27
BC5
M_A_DQ28
DDR0_DQ_27/DDR0_DQ_43
BD5
AH4
DDR0_DQ_28/DDR0_DQ_44
DDR0_CAB_3/DDR0_MA_16
M_A_DQ29
BD4
AG4
DDR0_DQ_29/DDR0_DQ_45
DDR0_CAB_2/DDR0_MA_14
M_A_DQ30
BC1
AD1
DDR0_DQ_30/DDR0_DQ_46
DDR0_CAB_1/DDR0_MA_15
M_A_DQ31
BC2
M_A_DQ32
DDR0_DQ_31/DDR0_DQ_47
AB1
AH3
M_A_DQ33
DDR0_DQ_32/DDR1_DQ_0
DDR0_CAB_9/DDR0_MA_0
AB2
AP4
DDR0_DQ_33/DDR1_DQ_1
DDR0_CAB_8/DDR0_MA_1
M_A_DQ34
AA4
AN4
DDR0_DQ_34/DDR1_DQ_2
DDR0_CAB_5/DDR0_MA_2
M_A_DQ35
AA5
AP5
M_A_DQ36
DDR0_DQ_35/DDR1_DQ_3
NC/DDR0_MA_3
C
AB5
AP2
M_A_DQ37
DDR0_DQ_36/DDR1_DQ_4
NC/DDR0_MA_4
AB4
AP1
DDR0_DQ_37/DDR1_DQ_5
DDR0_CAA_0/DDR0_MA_5
M_A_DQ38
AA2
AP3
DDR0_DQ_38/DDR1_DQ_6
DDR0_CAA_2/DDR0_MA_6
M_A_DQ39
AA1
AN1
M_A_DQ40
DDR0_DQ_39/DDR1_DQ_7
DDR0_CAA_4/DDR0_MA_7
V5
AN3
M_A_DQ41
DDR0_DQ_40/DDR1_DQ_8
DDR0_CAA_3/DDR0_MA_8
V2
AT4
DDR0_DQ_41/DDR1_DQ_9
DDR0_CAA_1/DDR0_MA_9
M_A_DQ42
U1
AH2
DDR0_DQ_42/DDR1_DQ_10
DDR0_CAB_7/DDR0_MA_10
M_A_DQ43
U2
AN2
M_A_DQ44
DDR0_DQ_43/DDR1_DQ_11
DDR0_CAA_7/DDR0_MA_11
V1
AU4
M_A_DQ45
DDR0_DQ_44/DDR1_DQ_12
DDR0_CAA_6/DDR0_MA_12
V4
AE3
DDR0_DQ_45/DDR1_DQ_13
DDR0_CAB_0/DDR0_MA_13
M_A_DQ46
U5
AU2
DDR0_DQ_46/DDR1_DQ_14
DDR0_CAA_9/DDR0_BG_1
M_A_DQ47
U4
AU3
DDR0_DQ_47/DDR1_DQ_15
DDR0_CAA_8/DDR0_ACT#
M_A_DQ48
R2
M_A_DQ49
DDR0_DQ_48/DDR1_DQ_32
P5
AG3
DDR0_DQ_49/DDR1_DQ_33
NC/DDR0_PAR
M_A_DQ50
R4
AU5
DDR0_DQ_50/DDR1_DQ_34
NC/DDR0_ALERT#
M_A_DQ51
P4
DDR0_DQ_51/DDR1_DQ_35
M_A_DQ52
R5
M_A_DQ53
DDR0_DQ_52/DDR1_DQ_36
P2
BR5
DDR0_DQ_53/DDR1_DQ_37
DDR0_DQSN_0/DDR0_DQSN_0
M_A_DQ54
R1
BL3
DDR0_DQ_54/DDR1_DQ_38
DDR0_DQSN_1/DDR0_DQSN_1
M_A_DQ55
P1
BG3
DDR0_DQ_55/DDR1_DQ_39
DDR0_DQSN_2/DDR0_DQSN_4
M_A_DQ56
M4
BD3
M_A_DQ57
DDR0_DQ_56/DDR1_DQ_40
DDR0_DQSN_3/DDR0_DQSN_5
M1
AA3
DDR0_DQ_57/DDR1_DQ_41
DDR0_DQSN_4/DDR1_DQSN_0
M_A_DQ58
L4
U3
DDR0_DQ_58/DDR1_DQ_42
DDR0_DQSN_5/DDR1_DQSN_1
M_A_DQ59
L2
P3
DDR0_DQ_59/DDR1_DQ_43
DDR0_DQSN_6/DDR1_DQSN_4
M_A_DQ60
M5
L3
M_A_DQ61
DDR0_DQ_60/DDR1_DQ_44
DDR0_DQSN_7/DDR1_DQSN_5
M2
DDR0_DQ_61/DDR1_DQ_45
M_A_DQ62
L5
BP5
DDR0_DQ_62/DDR1_DQ_46
DDR0_DQSP_0/DDR0_DQSP_0
M_A_DQ63
L1
BK3
DDR0_DQ_63/DDR1_DQ_47
DDR0_DQSP_1/DDR0_DQSP_1
BF3
B
DDR0_DQSP_2/DDR0_DQSP_4
BA2
BC3
NC/DDR0_ECC_0
DDR0_DQSP_3/DDR0_DQSP_5
BA1
AB3
NC/DDR0_ECC_1
DDR0_DQSP_4/DDR1_DQSP_0
AY4
V3
NC/DDR0_ECC_2
DDR0_DQSP_5/DDR1_DQSP_1
AY5
R3
NC/DDR0_ECC_3
DDR0_DQSP_6/DDR1_DQSP_4
BA5
M3
NC/DDR0_ECC_4
DDR0_DQSP_7/DDR1_DQSP_5
BA4
NC/DDR0_ECC_5
AY1
AY3
NC/DDR0_ECC_6
DDR0_DQSP_8/DDR0_DQSP_8
AY2
BA3
NC/DDR0_ECC_7
DDR0_DQSN_8/DDR0_DQSN_8
CPU
1 OF 13
DDR CHANNEL A
CFL_H_62_INT_IP_CRB_CFLH
A
5
4
3
10
M_B_DQ[63:0]
M_B_DQ0
M_A_DIM0_CK_DDR0_DP
9
M_B_DQ1
M_A_DIM0_CK_DDR0_DN
9
M_B_DQ2
M_A_DIM0_CK_DDR1_DP
9
M_B_DQ3
M_A_DIM0_CK_DDR1_DN
9
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_A_DIM0_CKE0
9
M_B_DQ10
M_A_DIM0_CKE1
9
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_A_DIM0_CS0_N
9
M_B_DQ15
M_A_DIM0_CS1_N
9
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_A_DIM0_ODT0
9
M_B_DQ20
M_A_DIM0_ODT1
9
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_A_BA0
9
M_B_DQ25
M_A_BA1
9
M_B_DQ26
M_A_BG0
9
M_B_DQ27
M_B_DQ28
M_A_A16_RAS_N
9
M_B_DQ29
M_A_A14_W E_N
9
M_B_DQ30
M_A_A15_CAS_N
9
M_B_DQ31
M_B_DQ32
M_A_A0
9
M_B_DQ33
M_A_A1
9
M_B_DQ34
M_A_A2
9
M_B_DQ35
M_A_A3
9
M_B_DQ36
M_A_A4
9
M_B_DQ37
M_A_A5
9
M_B_DQ38
M_A_A6
9
M_B_DQ39
M_A_A7
9
M_A_A8
9
M_B_DQ40
M_A_A9
9
M_B_DQ41
M_A_A10_AP
9
M_B_DQ42
M_A_A11
9
M_B_DQ43
M_A_A12
9
M_B_DQ44
M_A_A13
9
M_B_DQ45
M_A_BG1
9
M_B_DQ46
M_A_ACT_N
9
M_B_DQ47
M_B_DQ48
DDR0_A_PARITY
9
M_B_DQ49
DDR0_A_ALERT_N
9
M_B_DQ50
M_B_DQ51
M_A_DQS#[3:0]
9
M_A_DQS#0
M_B_DQ52
M_A_DQS#1
M_B_DQ53
M_A_DQS#2
M_B_DQ54
M_A_DQS#3
M_B_DQ55
M_A_DQS#[7:4]
9
M_A_DQS#4
M_B_DQ56
M_A_DQS#5
M_B_DQ57
M_A_DQS#6
M_B_DQ58
M_A_DQS#7
M_B_DQ59
M_B_DQ60
M_A_DQS[3:0]
9
M_A_DQS0
M_B_DQ61
M_A_DQS1
M_B_DQ62
M_A_DQS2
M_B_DQ63
M_A_DQS3
M_A_DQS[7:4]
9
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
CLOSE TO CPU
DDR_RCOMP0
R473
CPU
121_1%_04
DDR_RCOMP1
R480
CPU
75_1%_04
DDR_RCOMP2
R485
CPU
100_1%_04
4
3
2
1
U172B
BT11
AM9
DDR1_DQ_0/DDR0_DQ_16
DDR1_CKP_0/DDR1_CKP_0
M_B_DIM0_CK_DDR0_DP
BR11
AN9
DDR1_DQ_1/DDR0_DQ_17
DDR1_CKN_0/DDR1_CKN_0
M_B_DIM0_CK_DDR0_DN
BT9
AM7
DDR1_DQ_2/DDR0_DQ_18
DDR1_CKP_1/DDR1_CKP_1
M_B_DIM0_CK_DDR1_DP
BR8
AM8
M_B_DIM0_CK_DDR1_DN
DDR1_DQ_3/DDR0_DQ_19
DDR1_CKN_1/DDR1_CKN_1
BP11
AM11
DDR1_DQ_4/DDR0_DQ_20
NC/DDR1_CKP_2
BN11
AM10
DDR1_DQ_5/DDR0_DQ_21
NC/DDR1_CKN_2
BP8
AJ10
DDR1_DQ_6/DDR0_DQ_22
NC/DDR1_CKP_3
BN8
AJ11
DDR1_DQ_7/DDR0_DQ_23
NC/DDR1_CKN_3
BL12
DDR1_DQ_8/DDR0_DQ_24
BL11
AT8
DDR1_DQ_9/DDR0_DQ_25
DDR1_CKE_0/DDR1_CKE_0
M_B_DIM0_CKE0
BL8
AT10
DDR1_DQ_10/DDR0_DQ_26
DDR1_CKE_1/DDR1_CKE_1
M_B_DIM0_CKE1
BJ8
AT7
DDR1_DQ_11/DDR0_DQ_27
DDR1_CKE_2/DDR1_CKE_2
BJ11
AT11
DDR1_DQ_12/DDR0_DQ_28
DDR1_CKE_3/DDR1_CKE_3
BJ10
DDR1_DQ_13/DDR0_DQ_29
BL7
AF11
DDR1_DQ_14/DDR0_DQ_30
DDR1_CS#_0/DDR1_CS#_0
M_B_DIM0_CS0_N
BJ7
AE7
M_B_DIM0_CS1_N
DDR1_DQ_15/DDR0_DQ_31
DDR1_CS#_1/DDR1_CS#_1
BG11
AF10
DDR1_DQ_16/DDR0_DQ_48
NC/DDR1_CS#_2
BG10
AE10
DDR1_DQ_17/DDR0_DQ_49
NC/DDR1_CS#_3
BG8
DDR1_DQ_18/DDR0_DQ_50
BF8
AF7
M_B_DIM0_ODT0
DDR1_DQ_19/DDR0_DQ_51
DDR1_ODT_0/DDR1_ODT_0
BF11
AE8
DDR1_DQ_20/DDR0_DQ_52
NC/DDR1_ODT_1
M_B_DIM0_ODT1
BF10
AE9
DDR1_DQ_21/DDR0_DQ_53
NC/DDR1_ODT_2
BG7
AE11
DDR1_DQ_22/DDR0_DQ_54
NC/DDR1_ODT_3
BF7
DDR1_DQ_23/DDR0_DQ_55
BB11
AH10
DDR1_DQ_24/DDR0_DQ_56
DDR1_CAB_3/DDR1_MA_16
M_B_A16_RAS_N
BC11
AH11
DDR1_DQ_25/DDR0_DQ_57
DDR1_CAB_2/DDR1_MA_14
M_B_A14_W E_N
BB8
AF8
DDR1_DQ_26/DDR0_DQ_58
DDR1_CAB_1/DDR1_MA_15
M_B_A15_CAS_N
BC8
DDR1_DQ_27/DDR0_DQ_59
BC10
AH8
DDR1_DQ_28/DDR0_DQ_60
DDR1_CAB_4/DDR1_BA_0
M_B_BA0
10
BB10
AH9
DDR1_DQ_29/DDR0_DQ_61
DDR1_CAB_6/DDR1_BA_1
M_B_BA1
10
BC7
AR9
DDR1_DQ_30/DDR0_DQ_62
DDR1_CAA_5/DDR1_BG_0
M_B_BG0
10
BB7
DDR1_DQ_31/DDR0_DQ_63
AA11
AJ9
M_B_A0
10
DDR1_DQ_32/DDR1_DQ_16
DDR1_CAB_9/DDR1_MA_0
AA10
AK6
DDR1_DQ_33/DDR1_DQ_17
DDR1_CAB_8/DDR1_MA_1
M_B_A1
10
AC11
AK5
DDR1_DQ_34/DDR1_DQ_18
DDR1_CAB_5/DDR1_MA_2
M_B_A2
10
AC10
AL5
M_B_A3
10
DDR1_DQ_35/DDR1_DQ_19
NC/DDR1_MA_3
AA7
AL6
M_B_A4
10
DDR1_DQ_36/DDR1_DQ_20
NC/DDR1_MA_4
AA8
AM6
DDR1_DQ_37/DDR1_DQ_21
DDR1_CAA_0/DDR1_MA_5
M_B_A5
10
AC8
AN7
DDR1_DQ_38/DDR1_DQ_22
DDR1_CAA_2/DDR1_MA_6
M_B_A6
10
AC7
AN10
M_B_A7
10
DDR1_DQ_39/DDR1_DQ_23
DDR1_CAA_4/DDR1_MA_7
W8
AN8
DDR1_DQ_40/DDR1_DQ_24
DDR1_CAA_3/DDR1_MA_8
M_B_A8
10
W7
AR11
DDR1_DQ_41/DDR1_DQ_25
DDR1_CAA_1/DDR1_MA_9
M_B_A9
10
V10
AH7
DDR1_DQ_42/DDR1_DQ_26
DDR1_CAB_7/DDR1_MA_10
M_B_A10
10
V11
AN11
M_B_A11
10
DDR1_DQ_43/DDR1_DQ_27
DDR1_CAA_7/DDR1_MA_11
W11
AR10
DDR1_DQ_44/DDR1_DQ_28
DDR1_CAA_6/DDR1_MA_12
M_B_A12
10
W10
AF9
DDR1_DQ_45/DDR1_DQ_29
DDR1_CAB_0/DDR1_MA_13
M_B_A13
10
V7
AR7
DDR1_DQ_46/DDR1_DQ_30
DDR1_CAA_9/DDR1_BG_1
M_B_BG1
10
V8
AT9
M_B_ACT#
10
DDR1_DQ_47/DDR1_DQ_31
DDR1_CAA_8/DDR1_ACT#
R11
DDR1_DQ_48/DDR1_DQ_48
P11
AJ7
DDR1_DQ_49/DDR1_DQ_49
NC/DDR1_PAR
DDR1_B_PARITY
P7
AR8
DDR1_DQ_50/DDR1_DQ_50
NC/DDR1_ALERT#
DDR1_B_ALERT#
R8
DDR1_DQ_51/DDR1_DQ_51
R10
DDR1_DQ_52/DDR1_DQ_52
M_B_DQS#0
P10
BN9
DDR1_DQ_53/DDR1_DQ_53
DDR1_DQSN_0/DDR0_DQSN_2
M_B_DQS#1
R7
BL9
DDR1_DQ_54/DDR1_DQ_54
DDR1_DQSN_1/DDR0_DQSN_3
P8
BG9
M_B_DQS#2
DDR1_DQ_55/DDR1_DQ_55
DDR1_DQSN_2/DDR0_DQSN_6
M_B_DQS#3
L11
BC9
DDR1_DQ_56/DDR1_DQ_56
DDR1_DQSN_3/DDR0_DQSN_7
M_B_DQS#4
M11
AC9
DDR1_DQ_57/DDR1_DQ_57
DDR1_DQSN_4/DDR1_DQSN_2
M_B_DQS#5
L7
W9
DDR1_DQ_58/DDR1_DQ_58
DDR1_DQSN_5/DDR1_DQSN_3
M8
R9
M_B_DQS#6
DDR1_DQ_59/DDR1_DQ_59
DDR1_DQSN_6/DDR1_DQSN_6
M_B_DQS#7
L10
M9
DDR1_DQ_60/DDR1_DQ_60
DDR1_DQSN_7/DDR1_DQSN_7
M10
DDR1_DQ_61/DDR1_DQ_61
M_B_DQS0
M7
BP9
DDR1_DQ_62/DDR1_DQ_62
DDR1_DQSP_0/DDR0_DQSP_2
L8
BJ9
M_B_DQS1
DDR1_DQ_63/DDR1_DQ_63
DDR1_DQSP_1/DDR0_DQSP_3
M_B_DQS2
BF9
DDR1_DQSP_2/DDR0_DQSP_6
M_B_DQS3
AW11
BB9
NC/DDR1_ECC_0
DDR1_DQSP_3/DDR0_DQSP_7
M_B_DQS4
AY11
AA9
NC/DDR1_ECC_1
DDR1_DQSP_4/DDR1_DQSP_2
AY8
V9
M_B_DQS5
NC/DDR1_ECC_2
DDR1_DQSP_5/DDR1_DQSP_3
M_B_DQS6
AW8
P9
NC/DDR1_ECC_3
DDR1_DQSP_6/DDR1_DQSP_6
M_B_DQS7
AY10
L9
NC/DDR1_ECC_4
DDR1_DQSP_7/DDR1_DQSP_7
AW10
NC/DDR1_ECC_5
AY7
AW9
NC/DDR1_ECC_6
DDR1_DQSP_8/DDR1_DQSP_8
AW7
AY9
NC/DDR1_ECC_7
DDR1_DQSN_8/DDR1_DQSN_8
G1
BN13
DDR_RCOMP_0
DDR_VREF_CA
DIMM_CA_CPU_VREF_A
H1
BP13
DIMM_DQ_CPU_VREF_A
DDR_RCOMP_1
DDR0_VREF_DQ
J2
BR13
DDR_RCOMP_2
DDR1_VREF_DQ
DIMM_DQ_CPU_VREF_B
CPU
2 OF 13
DDR CHANNEL B
CFL_H_62_INT_IP_CRB_CFLH
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[04] Processor A,B/13-DDR4
[04] Processor A,B/13-DDR4
[04] Processor A,B/13-DDR4
Size
Size
Size
Document Number
Document Number
Document Number
6-71-P95E0-D02A
6-71-P95E0-D02A
6-71-P95E0-D02A
Custom
Custom
Custom
P950ER
P950ER
P950ER
Date:
Date:
Date:
Monday, February 12, 2018
Monday, February 12, 2018
Monday, February 12, 2018
Sheet
Sheet
Sheet
2
1
Schematic Diagrams
10
10
10
10
D
10
10
10
10
10
10
10
10
10
C
Sheet 4 of 72
Processor 3/7
10
10
M_B_DQS#[3:0]
10
M_B_DQS#[7:4]
10
M_B_DQS[3:0]
10
B
M_B_DQS[7:4]
10
9
10
A
R e v
R e v
R e v
D02A
D02A
D02A
4
4
4
o f
o f
o f
72
72
72
Processor 3/7 B - 5

Advertisement

Table of Contents
loading

Table of Contents