Intel Agilex 7 FPGA I-Series User Manual page 49

Transceiver (6 × f-tile) development
Hide thumbs Also See for Agilex 7 FPGA I-Series:
Table of Contents

Advertisement

A. Development Kit Components
776646 | 2023.05.31
Intel Agilex 7 I-Series development kit supports OSFP ports. OSFP port fans out from
the Intel Agilex 7 I-Series FPGA F-tile (FHT). The FHT Tile from bank 13B and 13C can
run up to 400 Gbps (50 G x 8) PAM4 in DK-SI-AGI040FES. 4 FHT lanes from bank 13B
+ 4 FHT lanes from bank 13C are terminated directly to OSFP connector lanes [0:7]
(J45).
Note:
OSFP works up to 800 Gbps (100 G x 8) PAM4 in DK-SI-AGI040EA.
Table 21.
OSFP (13B+13C)
Schematic Signal Names
OSFP_LPW_PRSNT_N
OSFP_INT_RST_N
I2C_OSFP_3V3_SCL
I2C_OSFP_3V3_SDA
OSFP_TX[0:7]_DP/DN
OSFP_RX[0:7]_DP/DN
SFP
Intel Agilex 7 I-Series development kit supports 4x SFP ports. SFP port fans out from
the Intel Agilex 7 I-Series FPGA F-tile (FGT). All 4 channels can run up to 1 Gbps/each
SFP channel.
Table 22.
SFP (12C/J77)
Schematic Signal Names
SFP3_TX_DISABLE
SFP3_RATE_SEL
SFP3_MOD0_PRSNT_N
SFP3_LOS
SFP3_TX_FAULT
SFP3_RS1
SFP3_MOD0_SCL
SFP3_MOD0_SDA
SFP3_TX_DP/DN
SFP3_RX_DP/DN
SFP2_TX_DISABLE
SFP2_RATE_SEL
SFP2_MOD1_PRSNT_N
SFP2_LOS
SFP2_TX_FAULT
SFP2_RS1
SFP2_MOD1_SCL
Send Feedback
Initial mode/Module Present
Interrupt/Reset
2
I
C clock
2
I
C data
Transceiver TX
Transceiver RX
Transmitter Disable
Module Rate Select 0
Module Present
Loss of Signal
Transmitter Fault Indication
Module rate select 1
2
I
C clock
2
I
C data
Transceiver TX
Transceiver RX
Transmitter Disable
Module Rate Select 0
Module Present
Loss of Signal
Transmitter Fault Indication
Module rate select 1
2
I
C clock
®
Intel Agilex
7 FPGA I-Series Transceiver (6 × F-Tile) Development Kit User
Description
Description
continued...
Guide
49

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dk-si-agi040fesDk-si-agi040ea

Table of Contents