Table of Contents
Advertisement
HCD-C7NT
• IC501 µPD703032AYGY-M02-3BA Master Control (UCOM Board)
Pin No.
Pin Name
1
FL-DATA
2
FL-CLK
3
SDA
4
FL-CE
5
SCL
6
FL-RST
7
CXD-DATA
8
CXD-CLK
9
EVDD
10
EVSS
11
CXD-XLT
12
PWM1
13
LDON
14
SENSE
15
SUBQ
16
CHECK
17
SCLK
18
CTRL1
19
PWM2
20
PWM3
21
VPP
22
SP-MUTE
23
1-4
24
DMUTE
25
AMUTE
26
LODNEG
27
LODPOS
28
BDPWR
29
BDRST
30
SW1
31
SW2
32
SW3(ENC-A)
33
SW4(ENC-B)
34
RESET
35
XT1
36
XT2
37
REGC
38
X2
39
X1
40
VSS
41
VDD
42
CLKOUT
43
PLL-CLK
44
PLL-DO(µCOM-ST)
45
PLL-DI(ST-µCOM)
46
PLL-CE
47
ST-MUTE
48
STEREO
49
TUNED
50
RDS-DATA
80
I/O
O
Data signal output to the fluorescent indicator tube
O
Clock signal output to the fluorescent indicator tube
I/O
I2C data input/output
O
Enable signal output to the fluorescent indicator tube
I/O
I2C clock input/output
O
Reset signal output to the fluorescent indicator tube
O
Data output to the DSP
O
Clock signal output to the DSP
–
Power supply (I/O port)
–
Ground (I/O port)
O
Latch signal output to the DSP
O
PWM1 signal output
O
Laser power supply control signal output
I
CD DENSE signal input
I
CD SUBQ signal input
O
Not used (open)
O
CD SUBQ clock signal output
O
CTRL1 (double times speed selection) signal output
O
PWM2 signal output
O
PWM3 signal output
–
Not used
O
Not used (open)
O
Not used (open)
O
Muting signal output to the DAC
O
Not used (open)
O
Loading motor control signal output
O
Loading motor control signal output
O
Power supply control signal output to the CD section
O
CD reset signal output
I
Loading switch signal input
I
Loading switch signal input
I
Loading switch signal input
I
Loading switch signal input
I
System reset input
I
Sub clock input
O
Sub clock output
–
Capacitor connection terminal for regulator output stabilizing
O
Main system clock output
I
Main system clock input
–
Ground
–
Power supply
O
Clock output (open)
O
Clock signal output to the tuner
O
Data output to the tuner
I
Data input from the tuner
O
Chip enable signal output to the tuner
O
Muting signal output to the tuner
I
Stereo signal input from the tuner
I
Tuning detection signal input from the tuner
I
RDS data input
Description
Advertisement
Table of Contents
