Processor; Memory; Figure 2-7. Processora - Compaq Deskpro EP 6233 Technical Reference Manual

Hp deskpro ep 6233: reference guide
Hide thumbs Also See for Deskpro EP 6233:
Table of Contents

Advertisement

Chapter 2 System Overview
2.4.1

PROCESSOR

The Intel Celeron and Pentium II processors are backward-compatible with software written for
x86-type and includes the dual-ALU central processing unit (CPU) with branch prediction
support and an integrated L1 cache along with a math coprocessor.
The Intel Celeron processor is a cost-efficient design with the Host bus interface operating at 66
MHz and no L2 cache. This 266-MHz processor is mounted on an open board (with a passive
heat sink) that installs in slot 1and held in place by "goal-post" retainers.
The Intel Pentium II processor includes a 512-KB secondary (L2) cache and is packaged in a
single-edge-connector (SEC) cartridge. The 266-, 300- and 333-MHz processors use a 66-MHz
Host bus interface. The 350- and 400-MHz processors use a 100-MHz Host bus interface. The
SEC cartridge mounts in slot 1 using locking retainers.
Intel Celeron Processor
Dual-ALU
CPU w/MMX
Branch
Prediction
Figure 2–7. Processor Architectural Comparison Diagram
The slot 1 processor mounting system allows for easy replacing and/or upgrading. Refer to
chapter 3 for details concerning exchangeability between processor types in a particular system.
2.4.2

MEMORY

The 66-MHz slot 1 system board includes two 168-pin DIMM sockets allowing expansion up to
256 megabytes. The 100-MHz slot 1 system board provides three 168-pin DIMM sockets
allowing expansion up 384 megabytes. On all models SDRAM modules are recommended and
parity is not used. On 100-MHz slot 1 systems ECC memory is supported.
All models use an easily-upgradeable flash ROM component that contains the BIOS, setup
utility, PCI, and ESCD data.
2-8
Compaq Deskpro EP Series of Personal Computers
32-KB
L1 Cache
CPU w/MMX
Dual Pipeline
Math Coproc.
(Mounted in Slot 1 Connector)
First Edition – April 1998
Intel Pentium II Processor
Dual-ALU
32-KB
L1 Cache
Branch
Dual Pipeline
Prediction
Math Coproc.
512-KB
L2
Cache

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents