Navigating Content By Design Process - AMD XILINX VPK120 User Manual

Table 1: Models of VPK120 Evaluation Boards
Kit
EK-VPK120-G
EK-VPK120-G-J
EK-VPK120-G-ED (encryption
disabled)
Users of encryption-disabled kits will not be able to access the following features:
•
Secure boot
•
Secure key storage/management
•
Crypto HW acceleration (PS and APU crypto accelerators)
•
Encrypted bitstream loading
•
Encrypted BOOT.BIN partitions
•
PUF operation
•
High-speed crypto (HSC)
Versal ACAP Kit Numbering
The Versal ACAP kit numbering is illustrated in the following figure.
EK – Evaluation Kit
CK – Characterization Kit

Navigating Content by Design Process

Xilinx ® documentation is organized around a set of standard design processes to help you find
relevant content for your current development task. All Versal
Hubs and the Design Flow Assistant
document covers the following design processes:
UG1568 (v1.0) August 9, 2022
VPK120 Board User Guide
Xilinx Versal ACAP VPK120 evaluation kit
Xilinx Versal ACAP VPK120 evaluation kit, Japan specific
Xilinx Versal ACAP VPK120 evaluation kit, China and Russia specific
Figure 1: Kit Numbering
Product Number
EK - VP K
Kit
Type
Family and series
(e.g., Versal ACAP
Options
and Core)
Examples
VPK120
VCK190
materials can be found on the
Description
120 - G -
ROHS
Silicon indicator
Indicator
K = kit
Ensures there is no
confusion with silicon P/Ns
Options
G – ROHS
Compliant
® ACAP design process
Xilinx.com
Send Feedback
Chapter 1: Introduction
J
Regional
Identifier
Options
J – Japan
ED – China/Russia
OEM – OEM kit
X26155-080422
Design
website. This
www.xilinx.com
5