Table of Contents
Advertisement
Connect the EVM and TSW14J58EVM
3.3
Connect the EVM and TSW14J58EVM
With the power off, connect the TSW12QJ1600EVM (with the daughter card already mounted on base
board) to the TSW14J58EVM through the FMC+ connector as shown in
standoffs provide the proper height for robust connector connections.
3.4
Connect the Power Supplies to the Boards (Power Off)
1. Confirm that the power switch on the TSW14J58EVM is in the off position. Connect the power cable to
a 6-V DC (minimum 4 A) power supply. Ensure the proper supply polarity by confirming that the outer
surface of the barrel connector is GND and the inner portion of the connector is 6 V. Connect the
power cable to the EVM power connector.
2. Confirm that the power switch for the power supply of the TSW12QJ1600EVM is in the off position.
Connect the power cable to a 5-V DC (minimum 2.5 A) power supply. Ensure the proper supply
polarity by confirming that the outer surface of the barrel connector is GND and the inner portion of the
connector is 5 V. Connect the power cable to the EVM power connector.
Ensure the power connections to the EVMs are the correct polarity.
Failure to do so may result in immediate damage.
Leave the power switches in the off position until directed later.
3.5
Connect the Signal Generators to the EVM (RF Outputs Disabled Until Directed)
Connect a signal generator to any of the input labeled J2–J9 on the daughter card connected to the
TSW12QJ1600EVM through a bandpass filter and at the SMP connector. This must be a low-noise signal
generator. TI recommends a Trilithic-tunable bandpass filter to filter the signal from the generator.
Configure the signal generator for 97 MHz, 0 dBm.
When onboard 50-MHz crystal oscillator is used as a reference for the ADC PLL (Default):
a. By default, the EVM is set to use the onboard 50-MHz crystal oscillator to supply the 50-MHz reference
to the ADC PLL.
b. Skip this step for default ("OnBoard 50M Ref to ADC PLL ") EVM setup. This step should only be
followed when "Ext Ref to ADC PLL mode is desired. The reference clock signal for the ADC PLL of
desired frequency (50 MHz to 500 MHz) is applied at the SMP connector EXT CLK (J2). Set the output
power to approximately 6–9 dBm.
NOTE:
Do not turn on the RF output of any signal generator at this time.
3.6
Turn On the TSW14J58EVM Power and Connect to the PC
1. Turn on the power switch of the TSW14J58EVM.
2. Connect a mini-USB cable and USB 3 cable from the PC to the TSW14J58EVM.
3. If this is the first time connecting the TSW14J58EVM to the PC, follow the on-screen instructions to
automatically install the device drivers.
3.7
Turn On the TSW12QJ1600EVM Power Supplies and Connect to the PC
1. Turn on the 5-V power supply to power up the EVM.
2. Connect the EVM to the PC with the mini-USB cable.
3.8
Turn On the Signal Generator RF Outputs
Turn on the RF signal output of the signal generator connected to INAP. If Ext Ref to ADC PLL clocking
option is used, turn on the RF signal outputs connected to EXT CLK
10
Setup Procedure
CAUTION
TSW14J58EVM user's guide
Copyright © 2020, Texas Instruments Incorporated
www.ti.com
Figure
3-1. Ensure that the
for specific instructions.
SLAU796 – July 2020
Submit Documentation Feedback
Advertisement
Table of Contents
