Block Diagram - D/A, A/D Converter Section - Sony HCD-MD595 Service Manual

Table of Contents

Advertisement

HCD-MD595
6-2.
BLOCK DIAGRAMS – D/A, A/D CONVERTER Section –
DADTI
(Page 51)
B
BCK, LRCK
C
(Page 51)
DOUT
D
(Page 51)
DIN0
A
(Page 51)
DIGITAL
OPTICAL IN
BDPWR
E
(Page 54)
IICDATA, IICCLK
IICHELP
(Page 53)
F
05
SPDIF0
15
OPTICAL
RECEIVER
DIGITAL SIGNAL
SPDIF1
DECODER
IC121
SELECT SWITCH
16
IC1008
13
CD MECHANISM CONTROLLER
IC1101
CD-DATA
7
DATA
CD-CLK
8
CLK
SQDATA
15
SUBQ
SQCK
17
SQCLK
X-LAT
11
XLT
SENS
12
SENSE
CD BLOCK
SCOR
91
SCOR
(BU-21BD53)
OP ASSY
LDON
13
LDON
(A-MAX. 2)
X1 – X4
19
X4
X1 – X2
18
CTRL1
SPDL MUTE
22
SPINDLE MUTE
RST
32
BDRST
39
X1
X101
16MHz
38
X2
31
BDPWR
DC-
DAT AO
DIGITAL
DECIMATION
13
CANCELLATION
CONVERTER
INTERFACE
FILTER
FILTER
BLOCK
A/D CONVERTER
CLOCK CONTROL
IC1005
11
12
BCK
LRCK
D/A CONVERTER
IC1006
33
37
CLKOUT
CLOCK AND
29
TIMING CIRCUIT
VOUTL
18
D/A
IEC958
DATA IN/OUT
CONVERTER
INTERFACE
VOUTR
BLOCK
22
RESET
1
MUTE
21
12
MUTING
Q1103, 1104
AMUTE
30
AC-OUT
93
RESET SWITCH
RESET
34
Q1103
S1
IN-SW
53
CD TRAY OPEN/CLOSE
OUT-SW
52
DETECT
CLOSE
LOADING
OPEN
MOTOR DRIVE
IC1102
OUT1
FIN
LOD-POS
54
5
2
MOTOR
M201
M M
RIN
OUT2
(LOADING)
DRIVE
LOD-NEG
55
6
10
I2CDAT
3
I2CCLK
5
I2CHELP
89
I2CHELP
90
52
52
VINL
1
A/D
VINR
3
R-CH
SCLK
8
PWON
7
R-CH
124
10
116
9
118
8
MUTE
26
P.DOWN
MD MECHANISM
CONTROLLER
IC1001 (2/2)
CS0
69
OE
63
WE
65
WP
90
37
I2CDAT
XIN
22
36
I2CCLK
XOUT
20
115
I2CBUSY
RESET
19
LIN
G
(Page 53)
• R-ch is omitted due to same as L-ch.
• SIGNAL PATH
: CD PLAY
: MD PLAY
: MD REC
: OPTICAL IN
LOUT
H
(Page 53)
FLASH
MEMORY
IC1002
26
CE
28
OE
11
WE
14
WP
X1001
10MHz
RESET SIGNAL
RESET SWITCH
GENERATOR
B.UP +3.3V
Q931
IC941
P.DOWN
K
(Page 54)

Advertisement

Table of Contents
loading

Table of Contents