Sony CA-702 Maintenance Manual page 92

Camera adaptor
Table of Contents

Advertisement

IC
HD6437021C02X (HITACHI)
C-MOS 32-BIT MICROPROCESSOR
—TOP VIEW—
76
77
78
79
80
V
DD(+5V)
81
GND
82
GND
83
84
85
86
87
88
V
DD(+5V)
89
90
91
92
GND
93
94
95
96
97
98
99
100
PIN
PIN
I/O
SIGNAL
NO.
NO.
1
I/O
AD0
35
2
I/O
AD1
36
3
I/O
AD2
37
4
GND
38
5
I/O
AD3
39
6
I/O
AD4
40
7
I/O
AD5
41
8
I/O
AD6
42
9
I/O
AD7
43
10
I/O
AD8
44
11
I/O
AD9
45
12
I/O
AD10
46
13
V
47
DD
14
I/O
AD11
48
15
GND
49
16
I/O
AD12
50
17
I/O
AD13
51
18
I/O
AD14
52
19
I/O
AD15
53
20
O
A0 (HBS)
54
21
O
A1
55
22
O
A2
56
23
O
A3
57
24
GND
58
25
O
A4
59
26
O
A5
60
27
O
A6
61
28
O
A7
62
29
O
A8
63
30
O
A9
64
31
O
A10
65
32
GND
66
33
O
A11
67
34
O
A12
68
4-14
GND
50
49
48
47
46
45
44
43
42
41
40
39
V
38
DD(+5V)
37
36
35
34
33
GND
32
31
30
29
28
27
26
PIN
I/O
SIGNAL
I/O
SIGNAL
NO.
O
A13
69
O
CK
O
A14
70
GND
O
A15
71
I
EXTAL
V
72
I
XTAL
DD
O
A16
73
GND
O
A17
74
I
NMI
GND
75
O
WDTOVF
O
A18
76
I
RES
O
A19
77
I
MD0
O
A20
78
I
MD1
O
A21
I
79
MD2
O
CS0
80
V
DD
O
CS1/CASH
81
GND
O
CS2
82
GND
O
CS3/CASL
83
I/O
PB0/TP0/TIOCA2
GND
84
I/O
PB1/TP1/TIOCB2
I/O
PA0/CS4/TIOCA0
I/O
PB2/TP2/TIOCA3
85
I/O
PA1/CS5/RAS
86
I/O
PB3/TP3/TIOCB3
I/O
PA2/CS6/TIOCB0
87
I/O
PB4/TP4/TIOCA4
I/O
PA3/CS7/WAIT
88
V
DD
I/O
PA4/WRL/(WR)
89
I/O
PB5/TP5/TIOCB4
I/O
PA5/WRH/(LBS)
90
I/O
PB6/TP6/TOCXA4/TCLKC
I/O
PA6/RD
I/O
PB7/TP7/TOCXB4/TCLKD
91
I/O
PA7/BACK
92
GND
GND
93
I/O
PB8/TP8/RXD0
I/O
PA8/BREQ
94
I/O
PB9/TP9/TXD0
I/O
PA9/AH/IRQOUT
95
I/O
PB10/TP10/RXD1
I/O
PA10/DPL/TIOCA1
96
I/O
PB11/TP11/TXD1
V
PB12/TP12/IRQ4/SCK0
97
I/O
DD
I/O
PA11/DPH/TIOCB1
98
I/O
PB13/TP13/IRQ5/SCK1
I/O
PA12/IRQ0/DACK0/TCLKA
99
I/O
PB14/TP14/IRQ6
I/O
PA13/IRQ1/DREQ0/TCLKB
100
I/O
PB15/TP15/IRQ7
I/O
PA14/IRQ2/DACK1
I/O
PA15/IRQ3/DREQ1
1
20
AD0
A0(HSB)
2
21
AD1
A1
3
22
AD2
A2
5
23
AD3
A3
6
25
AD4
A4
7
26
AD5
A5
8
27
AD6
A6
9
28
AD7
A7
10
29
AD8
A8
11
30
AD9
A9
12
31
AD10
A10
14
33
AD11
A11
16
34
AD12
A12
17
35
AD13
A13
18
36
AD14
A14
19
37
AD15
A15
39
A16
40
A17
42
A18
43
A19
44
A20
45
A21
83
51
PB0/TP0/TIOCA2
PA0/CS4/TIOCA0
84
52
PB1/TP1/TIOCB2
PA1/CS5/RAS
85
53
PB2/TP2/TIOCA3
PA2/CS6/TIOCB0
86
54
PB3/TP3/TIOCB3
PA3/CS7/WAIT
87
55
PB4/TP4/TIOCA4
PA4/WRL(WR)
89
56
PB5/TP5/TIOCB4
PA5/WRH(LBS)
90
57
PB6/TP6/TOCXA4/TCLKC
PA6/RD
91
58
PB7/TP7/TOCXB4/TCLKD
PA7/BACK
93
60
PB8/TP8/RXD0
PA8/BREQ
94
61
PB9/TP9/TXD0
PA9/AH/IRQOUT
95
62
PB10/TP10/RXD1
PA10/DPL/TIOCA1
96
64
PB11/TP11/TXD1
PA11/DPH/TIOCB1
97
65
PB12/TP12/IRQ4/SCK0
PA12/IRQ0/DACK0/TCLKA
98
66
PB13/TP13/IRQ5/SCK1
PA13/IRQ1/DREQ0/TCLKB
99
67
PB14/TP14/IRQ6
PA14/IRQ2/DACK1
100
68
PB15/TP15/IRQ7
PA15/IRQ3/DREQ1
72
46
XTAL
CS0
71
47
EXTAL
CS1/CASH
74
48
NMI
CS2
77
49
MD0
CS3/CASL
78
MD1
69
CK
79
MD2
75
WDTOVF
76
RES
PORT A
76
RES
75
WDTOVF
79
MD2
78
MD1
77
MASK ROM
MD0
74
NMI
69
CK
71
EXTAL
72
XTAL
CPU
INTER
RUPT
CONT
SERIAL
COMMUNICATION
INTERFACE
(x 2 CHANNEL)
PROGRAMMABLE
TIMING PATTERN
CONTROLLER
PERIPHERAL ADDRESS BUS (24-BIT)
PERIPHERAL DATA BUS (16-BIT)
INTERNAL ADDRESS BUS (24-BIT)
INTERNAL UPPER DATA (16-BIT)
INTERNAL LOWER DATA (16-BIT)
INPUT
BREQ
; BUS REQUEST
DREQ0, DREQ1
; DMA REQUEST
EXTAL
; CRYSTAL OSCILLATOR AND EXTERNAL CLOCK
IRQ0 - IRQ7
; INTERRUPT REQUEST
MD0 - MD2
; MODE SELECT
NMI
; NON-MASKABLE INTERRUPT
RES
; RESET
RXD0, RXD1
; RECEIVE DATA
TCLKA - TCLKD
; TIMER CLOCK
WAIT
; WAIT
XTAL
; EXTERNAL CRYSTAL OSCILLATOR
OUTPUT
AH
; ADDRESS HOLD
A0 - A21
; ADDRESS BUS
BACK
; BUS REQUEST ACKNOWLEDGE
CASH
; HIGH COLUMN ADDRESS STROBE
CASL
; LOW COLUMN ADDRESS STROBE
CK
; SYSTEM CLOCK
CS0 - CS7
; CHIP SELECT
DACK0, DACK1
; DMA REQUEST ACKNOWLEDGE
HBS
; HIGH BYTE STROBE
LBS
; LOW BYTE STROBE
RAS
; ROW ADDRESS STROBE
RD
; READ
RQOUT
; REQUEST OUTPUT
TOCXA4
; OUTPUT COMPARE XA4
TOCXB4
; OUTPUT COMPARE XB4
TP0 - TP15
; TIMING PATTERN CONTROLLER
TXD0, TXD1
; TRANSMIT DATA
WDTOVF
; WATCH-DOG TIMER OVERFLOW
WR
; WRITE
WRH
; HIGH WRITE
WRL
; LOW WRITE
INPUT/OUTPUT
AD0 - AD15
; DATA/ADDRESS BUS
DPH
; HIGH DATA PARITY
DPL
; LOW DATA PARITY
PA0 - PA15
; I/O PORT A
PB0 - PB15
; I/O PORT B
SCK0, SCK1
; SERIAL CLOCK
TIOCA0 - TIOCA4
; ITU INPUT CAPTURE/OUTPUT COMPARE
TIOB0 - TIOCB4
; ITU INPUT CAPTURE/OUTPUT COMPARE
ADDRESS
37
36
35
34
RAM
33
(32KB)
1KB
31
30
29
28
27
DIRECT
26
MEMORY
25
ACCESS
23
CONTROLLER
22
USER
BUS STATE
21
BREAK
CONTROLLER
20
CONT
19
16-BIT
18
INTEGRATED
17
TIMER PULSE
16
UNIT
14
12
WATCH-DOG
11
TIMER
10
9
8
7
6
5
PORT B
3
2
1
CA-702P
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0 (HBS)
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
CA-702

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ca-702p

Table of Contents