Table of Contents
Advertisement
3-6
Advanced Chipset Features
The Advanced Chipset Features Setup option is used to change the values of the chipset
registers. These registers control most of the system options in the computer.
DRAM Timing Selectable
﹡ DRAM CAS Latency Time
﹡ DRAM RAS ＃ to CAS ＃ Delay
﹡ DRAM RAS ＃ Precharge
﹡ DRAM Cycle Time
﹡ DRAM Write Recovery Time
﹡ DRAM Min Ref to ACT/CMD Time
﹡ DRAM Int Wrt to RD Delay
﹡ DRAM Row AcT to Row ACT Delay
﹡ DRAM Int Rd to Pre Delay
System BIOS Cacheable
Memory Hole at 15-16M
>PCI Press Root Port Function
Force PEG to x1
↑↓→← Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values
CAS # Latency Time
When synchronous DRAM is installed, the number of clock cycles of CAS latency depends
on the DRAM timing. The settings are: Auto,3, 4 and 5.
RAS-to-CAS Delay
This field let's you insert a timing delay between the CAS and RAS strobe signals, used when DRAM
is written to, read from, or refreshed. Fast gives faster performance; and Slow gives more stable
performance. This field applies only when synchronous DRAM is installed in the system. The
settings are: 4T and 3T.
RAS Precharge Time
If an insufficient number of cycles is allowed for the RAS to accumulate its charge before
DRAM refresh, the refresh may be incomplete and the DRAM may fail to retain date. Fast
gives faster performance; and Slow gives more stable performance. This field applies only
when synchronous DRAM is installed in the system. The settings are: 2T and 3T.
System BIOS Cacheable
Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in
better system performance. However, if any program writes to this memory area, a system
error may result. The settings are: Enabled and Disabled.
3-7
Integrated Peripherals
> Onboard IDE Function
> Onboard Device Function
> Onboard Super IO Function
PWR status after PWR Failure
Init Display First
↑↓→← Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
Time
Disabled
Disabled
Press enter
Disabled
F6:Optimized Defaults
Phoenix – AwardBIOS CMOS Setup Utility
Integrated Peripherals
Press Enter
Press Enter
Press Enter
Always Off
PCI Slot
F6:Optimized Defaults
By SPD
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
Auto
F7:Standard Defaults
F7:Standard Defaults
35
Item Help
Menu Level >
Item Help
Menu Level >
Advertisement
Table of Contents
