Panasonic KX-FC971CX-S Service Manual page 134

KX-FC971CX-S / KX-FGA521CX-S
8.3.4. RESET CIRCUIT (WATCH DOG TIMER)
The output signal (reset) from pin 4 of the voltage detect IC (IC13) is input to the ASIC (IC10) 114 pin.
1. During a momentary power interruption, a positive reset pulse of 50~70 msec is generated and the system is reset completely.
2. The watch dog timer, built-in the ASIC (IC10), is initialized by the CPU about every 1.5 ms.
When a watch dog error occurs, pin 115 of the ASIC (IC10) becomes low level.
The terminal of the ´WDERR´ signal is connected to the reset line, so the ´WDERR´ signal works as the reset signal.
134