Phase #12 Tests - AT&T 3B2 Off-Line Diagnostic Manual

Hide thumbs Also See for 3B2:
Table of Contents

Advertisement

Phase Descriptions - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Time:
Warnings:
Notes:
Phase #12 Tests
40 seconds
None
This phase performs PIO (write and read) in words. If any test in this phase
fails, the following hardware may be faulty:
• INTEL 80186 Microprocessor
• INTEL 80186 Microprocessor interface to the NI Address/Data bus
• Interface between the NI card and the 3B2 computer I/O bus.
Test Numbers:
1 through 16
Function:
These tests verify the operation of the NI card interface to the 3B2 computer
I/O bus.
Procedure:
A one is walked through a field of zeros at every address of a page of System
Board (SBD) Dual Port Dynamic Random Access Memory (DPDRAM) and
verified with a read.
Hardware Tested:
The interface between the NI card and the 3B2 computer I/O bus is tested.
Data Returned:
The number of test that failed, a word value read from SBD DPDRAM, and the
SBD DPDRAM failing address are returned.
7-20
OFF-LINE DIAGNOSTIC MANUAL

Advertisement

Table of Contents
loading

Table of Contents