Setup Of Input Frequency; Connection Example Of Oscillator - Panasonic MN103S User Manual

Panaxseries
Hide thumbs Also See for MN103S:
Table of Contents

Advertisement

3.3.2

Setup of Input Frequency

Input frequency range of clock generator is 5 MHz (minimum) and 15 MHz (maximum). When the input clock is
multiplied, the PLL output frequency (PLLOUT) needs to be set to be 40 MHz to 60 MHz. Table: 3.3.3 shows the
input frequency and PLL multiple magnification to be set.
Table:3.3.3 Setting of PLL Multiple Magnification for Input Frequency
Input frequency
3.3.3

Connection Example of Oscillator

Figure 3.3.1 shows basic configuration connected with a ceramic oscillator, and table 3.3.4 shows recommended
oscillators and the circuit constants.
Table:3.3.4 Recommended Ceramic Oscillator and Circuit Constant
Frequency
Type
[Hz]
lead
5.000M
SMD
lead
7.000M
SMD
lead
8.000M
SMD
lead
10.000M
SMD
15.000M
SMD
* ( ) shows capacity built into the oscillator.
4 multiplication
5 MHz
Setting prohibited
7 MHz
Setting prohibited
8 MHz
Setting prohibited
10 MHz
40 MHz
15 MHz
60 MHz
Ceramic oscillation
R
C1
C2
Figure:3.3.1 Connection Example of Ceramic Oscillator
Ceramic oscillator
Product Number'
CSTLS5MOOG56-B0
CSTCR5MOOG55-R0
CSTLS7MOOG56-B0
CSTCR7MOOG55-R0
CSTLS8MOOG56-B0
CSTCE8MOOG55-R0
CSTLS10MOG56-B0
CSTCE10MOG55-R0
CSTCE15MOV53-R0
PLL multiple magnification
6 multiplication
Setting prohibited
42 MHz
48 MHz
60 MHz
Setting prohibited
Internal
OSCI
feedback
resistor
R
=1 MΩ
R
FB
x
d
(typ)
OSCO
Recommended circuit constant
Load Capacity
External feedback resistor
C1=C2 [pF]
Rx [Ω]
(47)
(39)
(47)
(39)
(47)
(33)
(47)
(33)
(15)
8 multiplication
40 MHz
56 MHz
Setting prohibited
Setting prohibited
Setting prohibited
Dumping resistor
Rd [Ω]
Open
0
Open
0
Open
0
Open
0
Open
0
Open
0
Open
0
Open
0
Open
0
Chapter 3
Clock Generator
Operation
III - 7

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn103sa7dMn103sa7g

Table of Contents