Pin Assignment - Denon DN-D6000 Service Manual

QQ
3 7 63 1515 0
64M SDRAM (IC210)
128M SDRAM (IC402)
1
TOP VIEW
27
BU2090F (IC602)
TE
L 13942296513
TPC6103 (IC410)
www
.
http://www.xiaoyu163.com

Pin Assignment

Pin No. Pin Name
54
22, 23~26,
29~35
20, 21
2, 4, 5, 7, 8,
10,11, 13, 42, DQ15
44,45, 47, 48,
50, 51, 53
19
18
17
16
15, 39
38
37
28
1, 14, 27
28, 41, 54
3, 9, 43, 49
6, 12, 46, 52
36, 40
Vss 1
DATA 2
CLOCK 3
Q0 4
Q1 5
Q2 6
Q3 7
Q4 8
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
Function
A0~A11 Address Multiplexed pins for row and column address.
Row address: A0~A11. Column address: A0~A8.
BS0, Bank Select Select bank to activate during row address latch time, or bank to
BS1 read/write during address latch time.
DQ0~ Data Input/Output Multiplexed pins for data output and input.
CS# Chip Select Disable or enable the command decoder. When command decoder is
disabled, new command is ignored and previous operation continues.
RAS# Row Address Strobe Command input. When sampled at the rising edge of the clock,
RAS#, CAS# and WE# define the operation to be executed.
CAS# Column Address Strobe Referred to RAS#
WE# Write Enable Referred to RAS#
UDQM/ input/output mask The output buffer is placed at Hi-A (with latency of 2) when DQM is
LDQM sampled high in read cycle. In write cycle, sampling DQM high will
block the write operation with zero latency.
CLK Clock Inputs System clock used to sample inputs on the rising edge of clock.
CKE Clock Enable CKE controls the clock activation and deactivation. When CKE is low,
Power Down mode, Suspend mode, or Self Refresh mode is entered.
Vcc Power (+3.3V) Power for input buffers and logic circuit inside DRAM.
Vss Ground Ground for input buffers and logic circuit inside DRAM.
VccQ Power (+3.3V) for I/O buffer Separated power from Vcc, used for output buffers to improve noise.
VssQ Ground for I/O buffer Separated ground from Vss, used for output buffers to improve noise.
NC No Connection No Connection
16 V
Control Circuit
15 Q11
Q Q
12-Bit Shift Register
3 6 7 1 3
14 Q10
Latch
13 Q9
Output Buffer
(Open Drain)
12 Q8
11 Q7
10 Q6
9 Q5
6 5 4
1 2 3
.
26
9 4 2 8
Description
DD
1 5 0 5 8 2 9 9 4
m
co
DN-D6000
9 9
2 8 9 9