Denon DN-D9000 Service Manual page 14

Table of Contents

Advertisement

ADSP-21065L (DS: IC301, 401)
1
52
ADSP-21065L Terminal Function
Pin
Symbol
Port Name
No.
(IC301)
1
VDD
VDD
2
RFS0
YLRCK
3
GND
GND
4
RCLK0
YBCK
5
DR0A
ADDATA
6
DR0B
7
TFS0
YLRCK
8
TCLK0
YBCK
9
VDD
VDD
10
GND
GND
11
DT0A
MOUT1
12
DTOB
DOUT1
13
RFS1
LRCK1
14
GND
GND
15
RCLK1
BCK1
16
DR1A
SAMP2
17
DR1B
18
TFS1
LRCK2
19
TCLK1
BCK2
20
VDD
VDD
21
VDD
VDD
22
DT1A
SOUT1
23
DT1B
SAMP1
24
PWM_EVENT1
25
GND
GND
26
PWM_EVENT0
27
BR1_
28
BR2_
29
VDD
VDD
30
CLKIN
31
XTAL_
32
VDD
VDD
208
TOP VIEW
53
Symbol
I/O
DET
Ext
(IC401)
VDD
YLRCK
I
IPu
GND
YBCK
I
ADDATA
I
IPu
I
IPu
YLRCK
I
IPu
YBCK
I
VDD
GND
MOUT2
O
IPu
DOUT2
O
IPu
LRCK2
I
IPu
GND
BCK2
I
SAMP1
I
IPu
I
IPu
LRCK1
I/O
IPu
BCK1
I/O
VDD
VDD
SOUT2
O
IPu
SAMP2
O
IPu
I/O
Pd
GND
I/O
Pd
I
Pu
I
Pu
VDD
I
O
VDD
157
156
105
104
Ini
Res
Power (+3.3V)
H
Receive frame sync (LRCK) signal (Serial port IN 0)
GND
Receive frame sync (BCK) signal (Serial port IN 0)
H
Data receive A (serial port IN 0)
H
Data receive B (serial port IN 0)
H
Send frame sync (LRCK) signal (Serial port OUT 0)
Send frame sync (BCK) signal (Serial port OUT 0)
Power (+3.3V)
GND
H
Data send A (Serial port OUT 0)
H
Data send B (Serial port OUT 0)
H
Receive frame sync (LRCK) signal (Serial port IN 1)
GND
L
Receive frame sync (BCK) signal (Serial port IN 1)
H
Data receive A (serial port IN 1)
H
Data receive B (serial port IN 1)
H
Send frame sync (LRCK) signal (Serial port OUT 1)
Send frame sync (BCK) signal (Serial port OUT 1)
Power (+3.3V)
Power (+3.3V)
H
Data send A (Serial port OUT 1)
H
Data send B (Serial port OUT 1)
L
PWM1 output
GND
L
PWM0 output
H
Multi-processing bus request 1
H
Multi-processing bus request 1
Power (+3.3V)
Clock input
X'tal oscillator pin
Power (+3.3V)
DN-D9000
Function
14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents