Cnr (Communication And Networking Riser); Ddr (Double Data Rate) Ram; Ecc (Error Checking And Correction) - AOpen AX45H-8X Online Manual
Hide thumbs
Also See for AX45H-8X:
- Online manual (109 pages) ,
- Easy installation manual (9 pages) ,
- Easy installation manual (8 pages)
Table of Contents
Advertisement
A
X
4
5
H
-
8
X
/
A
X
4
A
X
4
5
H
-
8
X
/
A
X
C
N
R
(
C
o
m
m
u
n
i
c
a
t
i
o
n
a
n
d
N
C
N
R
(
C
o
m
m
u
n
i
c
a
t
i
o
n
a
n
d
N
The CNR specification provides the PC industry the opportunity to deliver a flexible and cost reduced method of implementing LAN, home
networking, DSL, USB, wireless, audio and modem subsystems widely used in today's "connected PCs". The CNR specification is an open
industry specification and is supported by OEMs, IHV card manufacturers, silicon supplier and Microsoft.
D
D
D
D
R
R
(
(
D
D
o
o
u
u
b
b
l
l
e
e
D
D
a
a
t
t
a
a
R
R
a
a
t
t
e
e
)
)
R
R
A
A
M
M
DDR RAM utilizes the existing
available to systems in an easy to design and simple to adopt way. Based on FSB frequency, DDR RAM on the market are DDR200,
DDR266 and DDR333 with more coming around soon.
DDR200, transfer bandwidth up to 200x64/8=1600MB/s (PC1600)
DDR266, transfer bandwidth up to 266x64/8=2100MB/s (PC2100)
DDR333, transfer bandwidth up to 333x64/8=2700MB/s (PC2700)
DDR400, transfer bandwidth up to 400x64/8=3200MB/s (PC3200)
E
E
C
C
C
C
(
(
E
E
r
r
r
r
o
o
r
r
C
C
h
h
e
e
c
c
k
k
i
i
n
n
g
g
a
a
n
n
d
d
C
C
o
o
The ECC mode needs 8 ECC bits for 64-bit data. Each time memory is accessed; ECC bits are updated and checked by a special
algorithm. The ECC algorithm has the ability to detect double-bit error and automatically correct single-bit error while parity mode can only
detect single-bit error.
5
H
-
8
X
N
4
5
H
-
8
X
N
e
t
w
o
r
k
i
n
g
R
i
s
e
r
)
e
t
w
o
r
k
i
n
g
R
i
s
e
r
)
SDRAM
(For ex, PC-100, PC-133) infrastructure and technology while doubling the nominal bandwidth
r
r
r
r
e
e
c
c
t
t
i
i
o
o
n
n
)
)
89
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
Advertisement
Table of Contents
