Sony DP-IF8000 Service Manual page 15

Digital surround processor
Hide thumbs Also See for DP-IF8000:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
• IC19 XCB56467PV150 (24 BIT AUDIO DIGITAL SIGNAL PROCESSOR) (1/3)
Pin No.
Pin name
1
SCKISP
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
VCCQL
19
20
VCCQH
21
22
TE
L 13942296513
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
www
45
46
47
.
48
http://www.xiaoyu163.com
I/O
I
Serial clock signal input.
SS
I
SPI SLAVE select signal input.
HREQ
O
Host request select signal output.
SDO0
O
Serial data output.
SDO1
O
Serial data output.
SDO2
O
Serial data output.
SDO3
I
Serial data input.
VCCS
I
Power supply terminal.
GNDS
Ground terminal.
SDO4
I
Serial data input.
SDO5
I
Serial data input.
FST
I
Transmitter frame sync signal input.
FSR
I
Receiver frame sync signal input.
SCKT
I
Transmitter serial clock signal input.
SCKR
I
Receiver serial clock signal input.
HCKT
Not used (OPEN).
HCKR
Not used (OPEN).
I
Power supply terminal.
GNDQ
Ground terminal.
I
Power supply terminal.
PV12
Not used (OPEN).
PV11
Not used (OPEN).
PB15
Not used (OPEN).
PB14
Not used (OPEN).
VCCS
I
Power supply terminal.
GNDS
Ground terminal.
PD1
Not used (OPEN).
PD0
Not used (OPEN).
TIO0
I
Timer shumit triger signal input.
PD13
Not used (OPEN).
PD10
Not used (OPEN).
PB9
Not used (OPEN).
PB8
Not used (OPEN).
PB7
I
DSP control signal input.
PB6
I
DSP control signal input.
PB5
I
DSP control signal input.
PB4
I
DSP control signal input.
VCCH
I
Power supply terminal.
GNDH
Ground terminal.
PB3
I
DSP effect signal input.
PB2
I
DSP effect signal input.
PB1
I
DSP mute signal input.
PB0
O
No audio signal output.
RESET
I
Reset signal output.
VCCP
I
Power supply terminal.
x
ao
y
PCAP
I
Capacitor connect terminal for PLL.
GNDP
Ground terminal.
i
SDI0-1
I
Serial data signal input.
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
Description
1 5
0 5
8
2 9
9 4
m
co
DP-IF8000
9 9
2 8
9 9
15

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents