Table of Contents
Advertisement
CHAPTER 5.
FO-DC635U
CIRCUIT DESCRIPTION
[1] Circuit description
1. General description
In this machine, the facsimile control block except the printer control is
mainly composed of the units shown in Fig. 1.
2. PWB configuration
POWER SUPPLY PWB
CIS
UNIT
LINE-1
LIU PWB
(LINE-1)
CONTROL PWB
DUAL LINE KIT
(OPTION FO-60DL)
LINE-2
OPERATION
LCD RELAY
PANEL
PWB
PWB
LCD
2.1. Control PWB
The control PWB controls all the other operations except the printing
operation of the printer.
2.2. CIS unit
CIS unit converts the image of the sending or copying draft into the
photoelectric signals and transmits the signals to the control PWB.
2.3. LIU PWB
The LIU PWB controls the I/F telephone function of the circuit with the
control signals from the control PWB.
2.4. Operation panel PWB
The operation panel PWB detects the key input, turns on and off LED
and displays LCD according to the control signals from the control
PWB.
2.5. Power supply PWB
DC voltages (+5V, +24V) are produced from AC120V, and are sup-
plied to the printer unit and control PWB unit.
2.6. Dual Line Kit (FO-60DL)
Dual Line Kit consists of Dual Line Control PWB and LIU PWB (Line-
2), and controls line I/F for Line-2 and FAX communications.
[2] Circuit description of control PWB
1. General description
The control PWB is composed of the following blocks.
1) Main control block
2) Backup memory block
3) Modem block
4) Scanner control block
5) Speaker amplifier
6) Page memory block
7) Drive block
8) LCD control block
9) Network I/F block
AC CORD
PRINTER
PRINTER
UNIT
PWB
LAN NETWORK INTERFACE KIT
(NIC OPTION FO-LN1)
NETWORK PRINTER KIT
(PCL BOARD OPTION FO-NP1)
Fig. 1
Service Manual
2. Description of each block
2.1. Main control block
This block consists of 32 bit RISC microcomputer HD6417706F133
(main component), flash ROM, 64 Mbit SDRAM, Main ASIC, Sub
ASIC, etc. Each device is controlled either by the microcomputer
directly or via Main ASIC.
2.1.1 HD6417706F133 (IC24): pin-176, QFP (main CPU)
This is a microcomputer with a core of 32 bit RISC (Reduced Instruc-
tions Set Computer) CPU, which periphery functions are integrated
into. This device is equipped with the following function. The clock
inputs 33.1776 MHz from outside and operates at 4-times frequency
(approx. 133 MHz) internally.
Feature
•
Original Hitachi SuperH architecture
•
Object code level compatible with SH-1, SH-2 and SH-3
•
32-bit RISC-type instruction set
- Instruction length: 16-bit fixed length
- Improved code efficiency
- Load-store architecture
- Delayed branch instructions
- Instruction set oriented for C language
•
Five-stage pipeline
•
Instruction execution time: one instruction/cycle for basic instruc-
tions
•
General-register: Sixteen 32-bit general registers
•
Control-register: Eight 32-bit control registers
•
System-register: Four 32-bit system registers
•
32-bit internal data bus
•
Logical address space: 4G bytes
•
Space indentifier ASID: 8 bits, 256 logical address space
•
Abundant Peripheral Functions
- Memory Management Unit (MMU)
- User Break Controller (UBC)
- Bus state Controller (BSC)
- Direct Memory Access Controller (DMAC)
- Clock Pulse Generator (CPG)
- Watchdog Timer (WDT)
- Timer Unit (TMU)
- Realtime Clock (RTC)
- Serial Communication Interface (SCI)
- Smartcard Interface
- Serial Communication Interface with FIFO (SCIF)
- 10-bitits A/D converter (ADC)
- 8-bitit D/A converter (DAC)
- Hitachi User Debugging Interface (H-UDI)
- Advanced User Debugger (AUD)
2.1.2 LH28F320BFHE-PBTLZA (IC12): pin-48, TSOP (32
Mbit FLASH MEMORY)
This is a flash memory writing program and is also used for the regis-
tration data, such as telephone directory. 32 Mbit area is divided into 2
for every 16 Mbit; the lower-order and higher-order address sides are
used for the program and for the registration data, respectively.
5 – 1
FO-DC635U
Advertisement
Table of Contents
