Memory - Uniwide Technologies XtremeServer 1322 User Manual

Table of Contents

Advertisement

3.2.2 Memory

The system mainboard uses Dual Inline Memory Modules (DIMM). Two pair's banks are available;
each bank supports one CPU with Hyper Transport Technology. The memory DIMMs accommodates
PC2100/2700/3200(DDR266/DDR333/DDR400) and Double Data Rate Memory (DDR) memory
modules in 128MB, 256MB, 512MB, 1GB, and 2GB, 4GB combinations. Total memory size for one
mainboard is up to 64GB.
CAUTION
The system mainboard has strict memory type and timing requirements.
Before you purchase DDR (Double Data Rate) memory for using in the system mainboard, you should
contact your local reseller for a recommend list of system memory that has been validated on this system.
It only supports registered memory, not supports unbuffered type memory.
CAUTION
To take advantage of the 128-bit interface, you must install DIMMs in pairs of two. DIMM0 and
DIMM1 are paired; DIMM2 and DIMM3 are paired; DIMM4 and DIMM5 are paired; and slots DIMM6
and DIMM7 are paired. If you are only installing two DIMMs into a Memory Bank, it is recommended
that you install them in slots DIMM6 and DIMM7 to get the full bandwidth.
NOTICE
When eight dual-rank DIMMs per CPU are populated, the memory clock is degraded to one step
lower clock speed. It is limitation of AMD Opteron
DDR400 DIMMs are populated, DIMMs will run at 333MHz.
In case of eight single-rank or six or fewer DIMMs, the memory will run at their own clock speed.
NOTE
For optimal dual-channel DDR operation, installing DIMMs in pair is highly recommended. For two DIMMs
per CPU, install them far from the CPU. For four or more DIMMs per CPU, install them close to the CPU.
This is related to 8 DIMM design timing margin issue.
Memory Configuration Chart
Note : X indicates a populated DIMM Slot, The chart below does not
included all the configuration
CPU 0
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
TM
processors. For example, when eight dual-rank
CPU 1
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
24

Advertisement

Table of Contents
loading

Table of Contents