6.5.3.5 Initiating Write DMA
D M A R Q
<
T u i
D M A C K
< T a c k > < T e n v >
S T O P
T z r d y >
D D M A R D Y
< T a c k >
H S T R O B E
D B ( 1 5 : 0 0 )
X X X X X X X X X X X X X X X X X X X X X X X X X X
<
Figure 40. Ultra D M A cycle time chart (Initiating Write)
>
<
< T l i >
T u i <
W T D a t a
H o s t d r i v e s D B
<
T 2 c y c
> <
T c y c
> <
T d s <
> <
X X X
W T D a t a
Electrical Interface Specifications
>
T c y c
>
> T d h
X X X
W T D a t a
>
51